| TYPE | DESCRIPTION |
|---|
| Mounting Style | Through Hole |
| Frequency | 66 MHz |
| Number of Pins | 20 Pin |
| Supply Voltage (DC) | 5.00 V, 6.00 V (max) |
| Case/Package | DIP |
| Output Current | 5.2 mA |
| Number of Circuits | 8 Circuit |
| Number of Positions | 20 Position |
| Number of Bits | 8 Bit |
| Polarity | Non-Inverting |
| Number of Gates | 8 Gate |
| Operating Temperature (Max) | 125 ℃ |
| Operating Temperature (Min) | -40 ℃ |
| Supply Voltage (Max) | 6 V |
| Supply Voltage (Min) | 2 V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Unknown |
| Packaging | Each |
| Size-Length | 26.92 mm |
| Size-Width | 6.4 mm |
| Size-Height | 3.2 mm |
The 74HC273N is an octal positive-edge triggered D-type Flip-flop features clock and master reset (MR\\) inputs. The outputs Qn will assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the low-to-high clock transition. A low on MR\ forces the outputs low independently of clock and data inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
● Common clock and master reset
● CMOS Input levels
● Complies with JEDEC standard No. 7A
Nexperia
IC D-TYPE POS TRG SNGL 20SOIC
NXP
NXP 74HC273D,653 Flip-Flop, Non Inverted, Positive Edge, 74HC273, D, 15ns, 122MHz, 5.2mA, SOIC
NXP
Flip Flop D-Type Bus Interface Pos-Edge 1Element 20Pin TSSOP T/R
Nexperia
IC D-TYPE POS TRG SNGL 20TSSOP
NXP
NXP 74HC273D Flip-Flop, with Reset, Non Inverted, Positive Edge, 74HC273, D, 13ns, 66MHz, 5.2mA, SOIC
NXP
NXP 74HC273D,652 Flip-Flop, 74HC273, D, 15ns, 122MHz, 5.2mA, SOIC
Nexperia
IC D-TYPE POS TRG SNGL 20SOIC
NXP
Flip Flop D-Type Bus Interface Pos-Edge 1Element 20Pin SSOP T/R
NXP
NXP 74HC273N,652 Flip-Flop, 74HC273, D, 15ns, 122MHz, 5.2mA, DIP
NXP
NXP 74HC273N Flip-Flop, 74HC273, D, 13ns, 66MHz, 5.2mA, DIP
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
