Part Datasheet Search > EEPROM > 25LC128 Datasheet PDF
Images are for reference

25LC128 Datasheet PDF

Part Series:25LC128 Series
Category:EEPROM
Description:EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin SOIC N Tube
Document:25LC128-I/ST Datasheet PDF (236 Pages)

25LC128 Datasheet PDF EEPROM

32 Pages
Microchip
MICROCHIP 25LC128-I/P EEPROM, SPI, 128Kbit, 16K x 8Bit, 10MHz, DIP, 8Pins
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin TSSOP T/R
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V Automotive 8Pin TSSOP Tube
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin SOIC N T/R
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin DFN-S EP Tube
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin SOIC N Tube
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin SOIJ Tube
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin DFN-S EP Tube
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin TSSOP T/R
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin SOIJ Tube
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin TSSOP Tube
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin PDIP Tube
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin SOIC N Tube
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin SOIJ T/R
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin DFN-S EP T/R
32 Pages
Microchip
EEPROM Serial-SPI 128Kbit 16K x 8 3.3V/5V 8Pin TSSOP T/R

25LC128-I/SN - Microchip Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Frequency
10 MHz
Number of Pins
8 Pin
Supply Voltage (DC)
2.50V (min)
Operating Voltage
2.5V ~ 5.5V
show more

25LC128-I/SN - Microchip Function Overview

The 25LC128-I/SN is a 128kB serial Electrically Erasable Programmable Read-Only Memory (EEPROM) accessed via a simple serial peripheral interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a chip select (CS) input. Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of chip select, allowing the host to service higher priority interrupts.
Maximum clock 10MHz
Low-power CMOS technology
Self-timed erase and write cycles 5ms maximum
Block write protection - Protect none, 1/4, 1/2 or all of array
Write enable latch
Write-protect pin
Sequential read
High reliability
Endurance - 1000000 erase/write cycles
Data retention >200 years
ESD protection >4000V
show more
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.