Part Datasheet Search > EEPROM > 25LC640 Datasheet PDF
Images are for reference

25LC640 Datasheet PDF

Part Series:25LC640 Series
Category:EEPROM
Description:EEPROM Serial-SPI 64Kbit 8K x 8 3.3V/5V 8Pin SOIC N
Document:25LC640AT-E/ST Datasheet PDF (318 Pages)

25LC640 Datasheet PDF EEPROM

36 Pages
Microchip
MICROCHIP 25LC640A-I/P EEPROM, SPI, 64Kbit, 8K x 8Bit, 10MHz, DIP, 8Pins
36 Pages
Microchip
EEPROM Serial-SPI 64Kbit 8K x 8 3.3V/5V 8Pin SOIC N Tube
36 Pages
Microchip
EEPROM Serial-SPI 64Kbit 8K x 8 3.3V/5V 8Pin SOIC N Tube
36 Pages
Microchip
EEPROM Serial-SPI 64Kbit 8K x 8 3.3V/5V 8Pin SOIC N T/R
36 Pages
Microchip
EEPROM Serial-SPI 64Kbit 8K x 8 3.3V/5V 8Pin SOIC N T/R
36 Pages
Microchip
EEPROM Serial-SPI 64Kbit 8K x 8 3.3V/5V 8Pin TSSOP T/R
36 Pages
Microchip
EEPROM Serial-SPI 64Kbit 8K x 8 3.3V/5V 8Pin TSSOP Tube
36 Pages
Microchip
EEPROM Serial-SPI 64Kbit 8K x 8 3.3V/5V 8Pin SOIC N
36 Pages
Microchip
EEPROM Serial-SPI 64Kbit 8K x 8 3.3V/5V 8Pin TSSOP T/R
29 Pages
Microchip
EEPROM Serial-SPI 64Kbit 8K x 8 3.3V/5V 8Pin SOIC N
29 Pages
Microchip
EEPROM Serial-SPI 64Kbit 8K x 8 3.3V/5V 8Pin SOIC N T/R
29 Pages
Microchip
MICROCHIP 25LC640-E/SN EEPROM, SPI, 64Kbit, 8K x 8Bit, 3MHz, SOIC, 8Pins
24 Pages
Microchip
MICROCHIP 25LC640-I/P EEPROM, SPI, 64Kbit, 8K x 8Bit, 2MHz, DIP, 8Pins
24 Pages
Microchip
EEPROM Serial-SPI 64Kbit 8K x 8 3.3V/5V 8Pin TSSOP
24 Pages
Microchip
EEPROM Serial-SPI 64Kbit 8K x 8 3.3V/5V 8Pin TSSOP T/R
24 Pages
Microchip
EEPROM Serial-SPI 64Kbit 8K x 8 5V 8Pin PDIP

25LC640-I/SN - Microchip Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Frequency
2 MHz
Number of Pins
8 Pin
Supply Voltage (DC)
5.00 V, 5.50 V (max)
Operating Voltage
2.5V ~ 5.5V
show more

25LC640-I/SN - Microchip Function Overview

The 25LC640-I/SN is a 64Kbit serial Electrically Erasable Programmable Read-only Memory (EEPROM). The memory is accessed via a simple serial peripheral interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a chip select (CS) input. Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of chip select, allowing the host to service higher priority interrupts.
Low-power CMOS technology
32-byte Page
5ms Maximum write cycle time
Self-timed erase and write cycles
Block write protection
Built-in write protection
Power on/off data protection circuitry
Sequential read
High reliability
>200 Years data retention
ESD sensitive device, take proper precaution while handling the device.
show more
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.