Part Datasheet Search > Logic ICs > 74HC161 Datasheet PDF
Images are for reference

74HC161 Datasheet PDF

Part Series:74HC161 Series
Category:Logic ICs
Description:NXP 74HC161D,653 Binary Counter, HC Family, 44MHz, 2V to 6V, SOIC-16
Document:74HC161D,653 Datasheet PDF (28 Pages)

74HC161 Datasheet PDF Logic ICs

20 Pages
Nexperia
Counter Single 4Bit Sync Binary UP 16Pin SO
20 Pages
Nexperia
IC SYNC 4Bit BINAR COUNT 16TSSOP
20 Pages
Nexperia
IC SYNC 4Bit BINARY COUNT
20 Pages
Nexperia
IC SYNC 4Bit BINAR COUNTR 16SSOP
19 Pages
NXP
Counter Single 4Bit Sync Binary UP 16Pin SSOP Tube
17 Pages
NXP
IC HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4Bit UP BINARY COUNTER, PDSO16, SOT109-1, SOP-16, Counter
17 Pages
Philips
74HC/HCT161; Presettable synchronous 4Bit binary counter; asynchronous reset
17 Pages
NXP
Counter ICs SYNC 4Bit BINARY COUNTER
16 Pages
Nexperia
IC COUNTER BIN 4Bit SYNC 16-SOIC
16 Pages
Nexperia
IC SYNC 4Bit BINARY COUNT 16SSOP
13 Pages
Nexperia
IC SYNC 4Bit BINARY COUNT 16SOIC
13 Pages
NXP
Logic IC - Counter NXP Semiconductors 74HC161D, 652 Binary counter 74HC Positive slope 48MHz SO 16
13 Pages
NXP
74HC(T)161 - Presettable synchronous 4Bit binary counter; asynchronous reset DIP 16Pin
13 Pages
NXP
Counter ICs SYNC 4Bit BINARY COUNTER
12 Pages
NXP
Counter Single 4Bit Sync Binary UP 16Pin SSOP T/R
12 Pages
NXP
Counter Single 4Bit Sync Binary UP 16Pin TSSOP Tube

74HC161D,653 - NXP Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Number of Pins
16 Pin
Supply Voltage (DC)
2.00V (min)
Case/Package
SOIC-16
Number of Outputs
4 Output
show more

74HC161D,653 - NXP Function Overview

The 74HC161D is a 4-bit presettable synchronous binary counter with asynchronous reset. This high-speed Si-gate CMOS device is pin compatible with low power Schottky TTL (LSTTL). This synchronous presettable binary counter features an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock. The outputs (Q0 to Q3) of the counters may be preset to a high or low level. A low level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock (providing that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET). The look-ahead carry simplifies serial cascading of the counters.
Synchronous counting and loading
Two count enable inputs for n-bit cascading
Positive-edge triggered clock
Asynchronous reset
Standard output capability
Complies with JEDEC standard No. 7A
show more
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.