Part Datasheet Search > Flip Flops > CD4013 Datasheet PDF
Images are for reference

CD4013 Datasheet PDF

Part Series:CD4013 Series
Category:Flip Flops
Description:TEXAS INSTRUMENTS CD4013BE Flip-Flop, Complementary Output, Positive Edge, D, 45ns, 12MHz, 6.8mA, DIP, 14Pins
Document:CD4013BF Datasheet PDF (38 Pages)

CD4013 Datasheet PDF Flip Flops

28 Pages
TI
Flip-Flop, TTL, Positive Edge, CD4013, D, 45ns, 12MHz, 6.8mA, SOIC
28 Pages
TI
TEXAS INSTRUMENTS CD4013BM96 Flip-Flop, Complementary, Positive Edge, CD4013, D, 45ns, 24MHz, 6.8mA, SOIC
28 Pages
TI
TEXAS INSTRUMENTS CD4013BPWR Flip-Flop, Differential, Positive Edge, CD4013, D, 45ns, 24MHz, 6.8mA, TSSOP
28 Pages
TI
TEXAS INSTRUMENTS CD4013BNSR Flip-Flop, Complementary, Positive Edge, CD4013, D, 45ns, 24MHz, 6.8mA, SOP
28 Pages
TI
IC: digital; D flip-flop; Channels:2; 4000B; SMD; SOP14
28 Pages
TI
TEXAS INSTRUMENTS CD4013BPW Flip-Flop, Complementary Output, Positive Edge, CD4013, D, 45ns, 24MHz, 6.8mA, TSSOP
28 Pages
TI
Flip Flop D-Type Pos-Edge 2Element 14Pin SOIC T/R
28 Pages
TI
IC,FLIP-FLOP,DUAL,D TYPE,CMOS,DIP,14Pin,CERAMIC
28 Pages
TI
Flip Flop D-Type Pos-Edge 2Element 14Pin PDIP Tube
28 Pages
TI
Flip Flop D-Type Pos-Edge 2Element 14Pin SOIC Tube
28 Pages
TI
Flip Flop D-Type Pos-Edge 2Element 14Pin TSSOP T/R
28 Pages
TI
Flip Flop D-Type Pos-Edge 2Element 14Pin SOIC T/R
28 Pages
TI
Flip Flop D-Type Pos-Edge 2Element 14Pin SOIC Tube
28 Pages
Fairchild
Flip Flop D-Type Pos-Edge 2Element 14Pin PDIP Rail
28 Pages
Fairchild
Flip Flop D-Type Pos-Edge 2Element 14Pin SOIC N Rail
8 Pages
Fairchild
Flip Flop D-Type Pos-Edge 2Element 14Pin SOP-II Rail

CD4013BE - TI Specifications

TYPE
DESCRIPTION
Mounting Style
Through Hole
Frequency
12 MHz
Number of Pins
14 Pin
Digital Logic Level
CMOS
Supply Voltage (DC)
3.00V ~ 18.0V
show more

CD4013BE - TI Function Overview

CD4013BE consists of two identical, independent data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and Q and Q\ outputs. These devices can be used for shift register applications, and , by connecting Q\ output to the data input, for counter and toggle applications. The logic level present at the D input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or rest line, respectively.
Set-reset capability
Static flip-flop operation - retains state indefinitely with clock level either "high" or "low"
Medium-speed operation - 16MHz typ. clock toggle rate at 10V
Standardised, symmetrical output characteristics
100% tested for quiescent current at 20V
Maximum input current of 1µA at 18V over full package-temperature range; 100nA at 18 V and 25°C
show more
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.