Part Datasheet Search > Shift Registers > CD4015 Datasheet PDF
Images are for reference

CD4015 Datasheet PDF

Part Series:CD4015 Series
Category:Shift Registers
Description:TEXAS INSTRUMENTS CD4015BE Shift Register, CD4015, Serial to Parallel, 2Element, 4Bit, DIP, 16Pins
Document:CD4015BPW Datasheet PDF (31 Pages)

CD4015 Datasheet PDF Shift Registers

15 Pages
TI
TEXAS INSTRUMENTS CD4015BM Shift Register, CD4015, Serial to Parallel, 2Element, 4Bit, SOIC, 16Pins
15 Pages
TI
TEXAS INSTRUMENTS CD4015BM96 Shift Register, CD4015, Serial to Parallel, 2Element, 4Bit, SOIC, 16Pins
15 Pages
TI
Shift Register Dual 4Bit Serial to Parallel 16Pin TSSOP T/R
15 Pages
TI
Shift Register Dual 4Bit Serial to Parallel 16Pin SOIC T/R
15 Pages
TI
Shift Register Dual 4Bit Serial to Parallel 16Pin CDIP Tube
15 Pages
TI
Shift Register Dual 4Bit Serial to Parallel 16Pin CDIP Tube
15 Pages
TI
Shift Register Dual 4Bit Serial to Parallel 16Pin SOIC Tube
15 Pages
TI
Shift Register Dual 4Bit Serial to Parallel 16Pin PDIP Tube
15 Pages
TI
Shift Register Dual 4Bit Serial to Parallel 16Pin TSSOP T/R
15 Pages
TI
Shift Register Dual 4Bit Serial to Parallel 16Pin SOP T/R
15 Pages
TI
Shift Register Dual 4Bit Serial to Parallel 16Pin SOP T/R
15 Pages
TI
Ic Dual Static Shft Reg 16-Dip
15 Pages
TI
Shift Register Dual 4Bit Serial to Parallel 16Pin SOIC T/R
15 Pages
TI
Shift Register Dual 4Bit Serial to Parallel 16Pin TSSOP Tube
8 Pages
Fairchild
Shift Register Dual 4Bit Serial to Parallel 16Pin PDIP Rail
8 Pages
Fairchild
Shift Register Dual 4Bit Serial to Parallel 16Pin SOIC N Rail

CD4015BE - TI Specifications

TYPE
DESCRIPTION
Mounting Style
Through Hole
Frequency
17 MHz
Number of Pins
16 Pin
Supply Voltage (DC)
15.0 V, 18.0 V (max)
Operating Voltage
3V ~ 18V
show more

CD4015BE - TI Function Overview

The CD4015BE is a 4-stage CMOS dual static Shift Register consists of two identical, independent, 4-stage serial-input/parallel-output registers. Each register has independent clock and RESET inputs as well as a single serial DATA input. "Q" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the DATA input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Resetting of all stages is accomplished by a high level on the RESET line.
Fully static operation
Standardized, symmetrical output characteristics
Meets all requirements of JEDEC tentative standard no. 13B
8 Master-slave flip-flops plus input and output buffering
100% Tested for quiescent current at 20V
Green product and no Sb/Br
show more
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.