Part Datasheet Search > Logic ICs > CD40192 Datasheet PDF
Images are for reference

CD40192 Datasheet PDF

Part Series:CD40192 Series
Category:Logic ICs
Description:TEXAS INSTRUMENTS CD40192BE BCD Up / Down Counter, 11MHz, 3V to 18V, DIP-16
Document:CD40192BPWRG4 Datasheet PDF (31 Pages)

CD40192 Datasheet PDF Logic ICs

17 Pages
TI
TEXAS INSTRUMENTS CD40192BE BCD Up / Down Counter, 11MHz, 3V to 18V, DIP-16
15 Pages
TI
Counter Single 4Bit Async Decade UP/Down 16Pin PDIP Tube
15 Pages
TI
Counter Single 4Bit Async Decade UP/Down 16Pin CDIP Tube
15 Pages
TI
Counter Single 4Bit Async Decade UP/Down 16Pin CDIP Tube
15 Pages
TI
Counter Single 4Bit Async Decade UP/Down 16Pin TSSOP T/R
15 Pages
TI
Counter Single 4Bit Async Decade UP/Down 16Pin TSSOP Tube
15 Pages
TI
Counter Single 4Bit Async Decade UP/Down 16Pin TSSOP T/R
15 Pages
TI
Counter Single 4Bit Async Decade UP/Down 16Pin SOP T/R
14 Pages
TI
Counter Single 4Bit Async Decade UP/Down 16Pin SOP T/R
7 Pages
Fairchild
Synchronous 4Bit Up/Down Decade Counter . Synchronous 4Bit Up/Down Binary Counter

CD40192BE - TI Specifications

TYPE
DESCRIPTION
Mounting Style
Through Hole
Frequency
11 MHz
Number of Pins
16 Pin
Supply Voltage (DC)
3.00V ~ 18.0V
Case/Package
DIP-16
show more

CD40192BE - TI Function Overview

The CD40192BE is a CMOS presettable BCD Up/Down Counter for use with multistage ripple counting and synchronous frequency dividers. This device consists of 4 synchronously clocked, gated D type flip-flops connected as a counter. The inputs consist of 4 individual jam lines, a preset/enable/control, individual clock up and clock down signals and a master reset. Four buffered Q signal outputs as well as carry/and borrow/outputs for multiple-stage counting schemes are provided. The counter is cleared so that all outputs are in a low state by a high on the reset line. A reset is accomplished asynchronously with the clock. Each output is individually programmable asynchronously with the clock to the level on the corresponding jam input when the preset/enable/control is low. The counter counts up one count on the positive clock edge of the clock up signal provided the clock down line is high.
Individual clock lines for counting up or counting down
Synchronous high-speed carry and borrow propagation delays for cascading
Asynchronous reset and preset capability
Standardized and symmetrical output characteristics
100% Tested for quiescent current at 20V
show more
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.