Part Datasheet Search > Logic ICs > CD40193 Datasheet PDF
Images are for reference

CD40193 Datasheet PDF

Part Series:CD40193 Series
Category:Logic ICs
Description:TEXAS INSTRUMENTS CD40193BE Binary Up / Down Counter, 11MHz, 3V to 18V, DIP-16
Document:CD40193BF3A Datasheet PDF (31 Pages)

CD40193 Datasheet PDF Logic ICs

16 Pages
TI
TEXAS INSTRUMENTS CD40193BE Binary Up / Down Counter, 11MHz, 3V to 18V, DIP-16
15 Pages
TI
TEXAS INSTRUMENTS CD40193BPWR Binary Up / Down Counter, 11MHz, 3V to 18V, TSSOP-16
15 Pages
Fairchild
Counter Single 4Bit Binary UP/Down 16Pin PDIP Rail
15 Pages
TI
Counter Single 4Bit Async Binary UP/Down 16Pin SOP T/R
15 Pages
TI
Counter Single 4Bit Async Binary UP/Down 16Pin TSSOP T/R
15 Pages
TI
CMOS Presettable Binary Up/Down Counter (Dual Clock with Reset) 16-TSSOP -55 to 125
15 Pages
TI
Counter Single 4Bit Async Binary UP/Down 16Pin TSSOP Tube
14 Pages
TI
Counter Single 4Bit Async Binary UP/Down 16Pin TSSOP Tube
14 Pages
TI
Counter Single 4Bit Async Binary UP/Down 16Pin SOP T/R
12 Pages
Intersil
Counter Single 4Bit Async Binary UP/Down 16Pin SBCDIP
12 Pages
Intersil
Counter Single 4Bit Async Binary UP/Down 16Pin CFPAK
7 Pages
Fairchild
Counter Single 4Bit Binary UP/Down 16Pin SOIC N Rail

CD40193BE - TI Specifications

TYPE
DESCRIPTION
Mounting Style
Through Hole
Number of Pins
16 Pin
Supply Voltage (DC)
3.00V ~ 18.0V
Case/Package
PDIP-16
Number of Outputs
4 Output
show more

CD40193BE - TI Function Overview

The CD40193BE is a CMOS presettable binary Up/Down Counter with dual clock and reset consist of 4 synchronously clocked, gated "D" type flip-flops connected as a counter. The inputs consist of 4 individual jam lines, a preset, enable control, individual clock up and clock down signals and a master reset. Four buffered Q signal outputs as well as carry and borrow outputs for multiple-stage counting schemes are provided. The counter is cleared so that all outputs are in a low state by a high on the reset line. A reset is accomplished asynchronously with the clock. Each output is individually programmable asynchronously with the clock to the level on the corresponding jam input when the preset, enable control is low. The counter counts up one count on the positive clock edge of the clock up signal provided the clock down line is high. The counter counts down on count on the positive clock edge of the clock down signal provided the clock up line is high.
Individual clock lines for counting up or counting down
Synchronous high-speed carry and borrow propagation delays for cascading
Asynchronous reset and preset capability
Medium-speed operation
Standardized, symmetrical output characteristics
100% Tested for quiescent current at 20V
Maximum input current of 1µA at 18V
show more
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.