Part Datasheet Search > Counters > CD4026 Datasheet PDF
Images are for reference

CD4026 Datasheet PDF

Part Series:CD4026 Series
Category:Counters
Description:TEXAS INSTRUMENTS CD4026BE Decade Counter / Divider, 16MHz, 3V to 18V, DIP-16
Document:CD4026BPW Datasheet PDF (20 Pages)

CD4026 Datasheet PDF Counters

15 Pages
TI
Counter/Divider Single 5Bit Decade UP 16Pin SOP T/R
15 Pages
TI
TEXAS INSTRUMENTS CD4026BEE4 Decade Counter / Divider, 16MHz, 3V to 18V, DIP-16
15 Pages
TI
CMOS Decade Counter/Divider with Decoded 7-Segment Display Outputs and Display Enable 16-TSSOP -55 to 125
15 Pages
TI
CMOS Decade Counter/Divider with Decoded 7-Segment Display Outputs and Display Enable 16-SO -55 to 125
15 Pages
TI
CMOS Decade Counter/Divider with Decoded 7-Segment Display Outputs and Display Enable 16-TSSOP -55 to 125
15 Pages
TI
CMOS Decade Counter/Divider with Decoded 7-Segment Display Outputs and Display Enable 16-TSSOP -55 to 125
15 Pages
TI
CMOS Decade Counter/Divider with Decoded 7-Segment Display Outputs and Display Enable 16-SO -55 to 125

CD4026BE - TI Specifications

TYPE
DESCRIPTION
Mounting Style
Through Hole
Number of Pins
16 Pin
Supply Voltage (DC)
15.0 V, 18.0 V (max)
Case/Package
DIP-16
Number of Outputs
7 Output
show more

CD4026BE - TI Function Overview

The CD4026BE is a CMOS Decade Counter/Divider with decoded 7-segment display outputs and display enable. The CD4026B consists of a 5-stage Johnson decade counter and an output decoder which converts the Johnson code to a 7-segment decoded output for driving one stage in a numerical display. Inputs common to both types are CLOCK, RESET & CLOCK INHIBIT, common outputs are CARRY OUT and the seven decoded outputs. Additional inputs and outputs for the counter include DISPLAY ENABLE input and DISPLAY ENABLE and UNGATED "C-SEGMENT" outputs. A high RESET signal clears the decade counter to its zero count. The counter is advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal is high. The CLOCK INHIBIT signal can be used as a negative-edge clock if the clock line is held high. Antilock gating is provided on the JOHNSON counter, thus assuring proper counting sequence.
Easily interfaced with 7-segment display types
Ideal for low-power displays
Display enable output
100% Tested for quiescent current at 20V
Standardized, symmetrical output characteristics
Schmitt-triggered clock inputs
show more
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.