Part Datasheet Search > Shift Registers > CD4031 Datasheet PDF
Images are for reference

CD4031 Datasheet PDF

Part Series:CD4031 Series
Category:Shift Registers
Description:TEXAS INSTRUMENTS CD4031BE Shift Register, CD4031, Serial to Serial, 1Element, 64Bit, DIP, 16Pins
Document:CD4031BPW Datasheet PDF (31 Pages)

CD4031 Datasheet PDF Shift Registers

14 Pages
TI
Shift Register Single 64Bit Serial to Serial 16Pin CDIP Tube
14 Pages
TI
Shift Register Single 64Bit Serial to Serial 16Pin PDIP Tube
14 Pages
TI
IC SHFT REG STATIC 64STG 16SO
14 Pages
TI
IC SHFT REG STATIC 64STG 16SO
14 Pages
TI
IC SHFT REG STAT 64STG 16-TSSOP

CD4031BE - TI Specifications

TYPE
DESCRIPTION
Mounting Style
Through Hole
Number of Pins
16 Pin
Supply Voltage (DC)
15.0 V, 18.0 V (max)
Case/Package
PDIP-16
Number of Outputs
3 Output
show more

CD4031BE - TI Function Overview

CD4031B is a static shift register that contains 64 D-type, master-slave flip-flop stages and one stage which is a D-type master flip-flop only (referred to as a 1/2 stage).
The logic level present at the DATA input is transferred into the first stage and shifted one stage at each positive-going clock transition. Maximum clock frequencies up to 12 Megahertz (typical) can be obtained. Because fully static operation is allowed, information can be permanently stored with the clock line in either the low or high state. The CD4031B has a MODE CONTROL input that, when in the high state, allows operation in the recirculating mode. The MODE CONTROL input can also be used to select between two separate data sources. Register packages can be cascaded and the clock lines driven directly for high-speed operation. Alternatively, a delayed clock output (CLD) is provided that enables cascading register packages while allowing reduced clock drive fan-out and transition-time requirements. A third cascading option makes use of the Q" output from the 1/2 stage, which is available on the next negative-going transition of the clock after the Q output occurs. This delayed output, like the delayed clock CLD, is used with clocks having slow rise and fall times.
The CD4031B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
show more
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.