Part Datasheet Search > 32 Bit Microcontroller > MCF5282 Datasheet PDF
Images are for reference

MCF5282 Datasheet PDF

Part Series:MCF5282 Series
Category:32 Bit Microcontroller
Description:NXP MCF5282CVM66 32Bit Microcontroller, CAN Controller, Coldfire v2, 66MHz, 2KB, 64KB, 256Pins, MAPBGA
Document:MCF5282CVM66 Datasheet PDF (817 Pages)

MCF5282 Datasheet PDF 32 Bit Microcontroller

766 Pages
Freescale
Coldfire V2 MCF528x Microcontroller IC 32Bit 66MHz 512KB (512K x 8) FLASH 256-MAPBGA
766 Pages
NXP
MCU 32Bit ColdFire RISC 512KB Flash 3.3V 256Pin MAP-BGA Tray
766 Pages
Freescale
MCU 32Bit MCF528x ColdFire RISC 512KB Flash 3.3V 256Pin MAP-BGA Tray
766 Pages
Freescale
MCU 32Bit MCF528x ColdFire RISC 512KB Flash 3.3V 256Pin MAP-BGA Tray
766 Pages
Freescale
MCU 32Bit MCF528x ColdFire RISC 512KB Flash 3.3V 256Pin MAP-BGA Tray
10 Pages
NXP
NXP MCF5282CVM80 32Bit Microcontroller, CAN Controller, Coldfire v2, 80MHz, 2KB, 64KB, 256Pins, BGA
10 Pages
NXP
MCU 32Bit ColdFire RISC 512KB Flash 3.3V 256Pin MAP-BGA Tray

MCF5282CVM66 - NXP Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Number of Pins
256 Pin
Supply Voltage (DC)
3.30 V, 3.60 V (max)
Case/Package
BGA-256
Halogen Free Status
Halogen Free
show more

MCF5282CVM66 - NXP Function Overview

The MCF5282CVM66 is a 32-bit Microcontroller based on the ColdFire V2 core and integrated with Ethernet, CAN and flash. These devices offer advanced communications features, a rich peripheral set and a variety of supporting software and development tools. With its integrated 10/100 Mbps Ethernet MAC and network-ready applications software. The processor core is comprised of two separate pipelines that are decoupled by an instruction buffer. The two-stage instruction fetch pipeline (IFP) is responsible for instruction-address generation and instruction fetch. The instruction buffer is a first-in-first-out (FIFO) buffer that holds prefetched instructions awaiting execution in the operand execution pipeline (OEP). The OEP includes two pipeline stages. The first stage decodes instructions and selects operands (DSOC); the second stage (AGEX) performs instruction execution and calculates operand effective addresses, if needed.
ColdFire V2 core delivering 76 (Dhrystone 2.1) MIPS at 80MHz running from cache/RAM
Cache (KB) - 2KB I/D
System debug support
Fast Ethernet controller (FEC)
FlexCAN 2.0B module
3 Universal asynchronous receive/transmitters (UARTs) with direct memory access (DMA) capability
I2C module - fully compatible with industry-standard I2C bus
Queued serial peripheral interface (QSPI)
Queued analog-to-digital converter (QADC)
Four 32-bit DMA timers
Two 4-channel general purpose timers
4 Periodic interrupt timers (PITs)
Software watchdog timer
Phase locked loop (PLL)
2 Interrupt controllers
DMA controller - four fully programmable channels
Power-on reset (POR)
External reset
Software reset
Watchdog
show more
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.