Part Datasheet Search > Microcontrollers > PIC24FJ64GA106 Datasheet PDF
Images are for reference

PIC24FJ64GA106 Datasheet PDF

Part Series:PIC24FJ64GA106 Series
Category:Microcontrollers
Description:MCU 16Bit PIC24 PIC RISC 64KB Flash 2.5V/3.3V 64Pin TQFP Tray
Document:PIC24FJ64GA106-E/PT Datasheet PDF (331 Pages)

PIC24FJ64GA106 Datasheet PDF Microcontrollers

330 Pages
Microchip
MCU 16Bit PIC24 PIC RISC 64KB Flash 2.5V/3.3V 64Pin QFN EP Tube
330 Pages
Microchip
16Bit, 16MIPS, 64KB Flash, 16KB RAM, 84 I/O, NanoWatt 64 TQFP 10x10x1mm T/R

PIC24FJ64GA106-I/PT - Microchip Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Frequency
32 MHz
Number of Pins
64 Pin
Supply Voltage (DC)
2.00V (min)
Case/Package
TQFP-64
show more

PIC24FJ64GA106-I/PT - Microchip Function Overview

Special Microcontroller Features:
• Operating Voltage Range of 2.0V to 3.6V
• Self-Reprogrammable under Software Control
• 5.5V Tolerant Input (digital pins only)
• Configurable Open-Drain Outputs on Digital I/O
• High-Current Sink/Source (18 mA/18 mA) on all I/O
• Selectable Power Management modes:
\- Sleep, Idle and Doze modes with fast wake-up
• Fail-Safe Clock Monitor Operation:
\- Detects clock failure and switches to on-chip FRC oscillator
• On-Chip LDO Regulator
Power Management:
• On-Chip 2.5V Voltage Regulator
• Switch between Clock Sources in Real Time
• Idle, Sleep and Doze modes with Fast Wake-up and
Two-Speed Start-up
• Run mode: 1 mA/MIPS, 2.0V Typical
• Standby Current with 32 kHz Oscillator: 2.6 A, 2.0V Typical
• Power-on Reset (POR), Power-up Timer (PWRT),
Low-Voltage Detect (LVD) and Oscillator Start-up Timer
(OST)
• Flexible Watchdog Timer (WDT) with On-Chip
Low-Power RC Oscillator for Reliable Operation
• In-Circuit Serial Programming™ (ICSP™) and
In-Circuit Debug (ICD) via 2 Pins
• JTAG Boundary Scan Support
• Brown-out Reset (BOR)
• Flash Program Memory:
\- 10,000 erase/write cycle endurance (minimum)
\- 20-year data retention minimum
\- Selectable write protection boundary
\- Write protection option for Flash Configuration Words
High-Performance CPU:
• Modified Harvard Architecture
• Up to 16 MIPS Operation at 32 MHz
• 8 MHz Internal Oscillator
• 17-Bit x 17-Bit Single-Cycle Hardware Multiplier
• 32-Bit by 16-Bit Hardware Divider
• 16 x 16-Bit Working Register Array
• C Compiler Optimized Instruction Set Architecture with Flexible Addressing modes
• Linear Program Memory Addressing, Up to 12 Mbytes
• Linear Data Memory Addressing, Up to 64 Kbytes
• Two Address Generation Units for Separate Read and Write Addressing of Data Memory
Analog Features:
• 10-Bit, Up to 16-Channel Analog-to-Digital (A/D) Converter at 500 ksps:
\- Conversions available in Sleep mode
• Three Analog Comparators with Programmable Input/Output Configuration
• Charge Time Measurement Unit (CTMU)
show more
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.