Part Datasheet Search > FPGAs > XCKU040 Datasheet PDF
Images are for reference

XCKU040 Datasheet PDF

Part Series:XCKU040 Series
Category:FPGAs
Description:FPGA Kintex UltraScale 424200 Cells 20nm Technology 0.95V 1156Pin FC-BGA
Document:XCKU040-1FFVA1156C Datasheet PDF (81 Pages)

XCKU040 Datasheet PDF FPGAs

79 Pages
Xilinx
FPGA Kintex UltraScale 424200 Cells 20nm Technology 0.95V 900Pin FC-BGA
79 Pages
Xilinx
FPGA Kintex UltraScale Family 424200 Cells 20nm Technology 1V 1156Pin FCBGA
79 Pages
Xilinx
FPGA Kintex UltraScale Family 424200 Cells 20nm Technology 0.95V 900Pin FCBGA
79 Pages
Xilinx
FPGA Kintex UltraScale 424200 Cells 20nm Technology 0.95V 676Pin FCBGA
79 Pages
Xilinx
FPGA Kintex UltraScale 424200 Cells 20nm Technology 0.95V 784Pin FC-BGA Tray
79 Pages
Xilinx
Xlxxcku040-2fbva900e Kintex Ultrascale
79 Pages
Xilinx
FPGA Kintex UltraScale 424200 Cells 20nm Technology 0.95V 676Pin FCBGA
79 Pages
Xilinx
FPGA Kintex UltraScale Family 424200 Cells 20nm Technology 0.95V 676Pin FCBGA
79 Pages
Xilinx
FPGA Kintex UltraScale 424200 Cells 20nm Technology 0.95V 784Pin FC-BGA Tray
79 Pages
Xilinx
FPGA Kintex UltraScale 424200 Cells 20nm Technology 0.95V 784Pin FC-BGA Tray
79 Pages
Xilinx
FPGA Kintex UltraScale 424200 Cells 20nm Technology 0.95V 784Pin FC-BGA Tray
79 Pages
Xilinx
FPGA Kintex UltraScale Family 424200 Cells 20nm Technology 1V 676Pin FCBGA
79 Pages
Xilinx
FPGA Kintex UltraScale 424200 Cells 20nm Technology 0.9V 784Pin FC-BGA Tray
79 Pages
Xilinx
FPGA Kintex UltraScale 424200 Cells 20nm Technology 1V 784Pin FC-BGA Tray
79 Pages
Xilinx
FPGA Kintex UltraScale Family 530250 Cells 20nm Technology 0.95V 900Pin FC-BGA Tray

XCKU040-1FFVA1156C - Xilinx Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Number of Pins
1156 Pin
Case/Package
BBGA-1156
Number of Positions
1156 Position
Number of Inputs and Outputs
520 Input
show more

XCKU040-1FFVA1156C - Xilinx Function Overview

Up to 1.2M logic cells leveraging 2nd generation 3D IC
Multi-chip integration for DSP-intensive applications
Multiple integrated PCI-Express Gen3 cores
8.2 TeraMACs of DSP compute performance
Up to two speed-grade improvement with high utilization
16G backplane-capable transceivers, up to 64 per device
2,400 Mb/s DDR4 for robust operation over varying PVT
System integration reduces application BOM cost by up to 60%
12.5 Gb/s transceivers in slowest speed grade
2,400 Mb/s DDR4 in a mid-speed grade
VCXO integration reduces clocking component cost
Up to 40% lower power vs. previous generation
Fine granular clock gating with UltraScale ASIC-like clocking
Enhanced logic cell packing reduces dynamic power
Footprint compatibility with Virtex UltraScale for scalability
Co-optimized with Vivado Design Suite for rapid design closure
show more
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.