Part Datasheet Search > FPGAs > XCKU060 Datasheet PDF
Images are for reference

XCKU060 Datasheet PDF

Part Series:XCKU060 Series
Category:FPGAs
Description:Kintex UltraScale 580440 Cells 1156Pin FC-BGA
Document:XCKU060-1FFVA1156C Datasheet PDF (81 Pages)

XCKU060 Datasheet PDF FPGAs

79 Pages
Xilinx
FPGA Kintex UltraScale Family 580440 Cells 20nm Technology 0.95V 1156Pin FCBGA
79 Pages
Xilinx
FPGA Kintex UltraScale Family 580440 Cells 20nm Technology 0.95V 1156Pin FCBGA
79 Pages
Xilinx
FPGA Kintex UltraScale 580440 Cells 20nm Technology 1517Pin FCBGA
79 Pages
Xilinx
FPGA Kintex UltraScale Family 725550 Cells 20nm Technology 0.95V 1156Pin FC-BGA Tray

XCKU060-1FFVA1156C - Xilinx Specifications

TYPE
DESCRIPTION
Mounting Style
Surface Mount
Number of Pins
1156 Pin
Case/Package
FCBGA-1156
Number of Positions
1156 Position
Number of Inputs and Outputs
520 Input
show more

XCKU060-1FFVA1156C - Xilinx Function Overview

The Xilinx Kintex® UltraScale™ FPGA family provide best price/performance/watt at 20nm and include highest signal processing bandwidth in a mid-range device, next generation transceivers and low cost packaging. These FPGAs are available in -3, -2, -1 and -1L speed grades. The UltraScale™ is the first ASIC-class All Programmable Architecture to enable multi-hundred Gbps levels of system performance with smart processing while efficiently routing and processing data on-chip. UltraScale architecture based devices address a vast spectrum of high bandwidth, high utilization system requirements by using industry leading technical innovations including next generation routing, ASIC-like clocking, 3D-on-3D ICs, multiprocessor SoC technologies and power reduction features. It is ideal for packet processing in 100G networking, data centre applications and DSP intensive processing needed in next generation medical imaging, 8k4k video and heterogeneous wireless infrastructure.
UltraScale™ FPGA has up to 1.5M system logic cells leveraging 2nd generation 3D IC
Multiple integrated PCI Express® Gen3 cores, multi-chip integration for DSP intensive applications
8.2 TeraMACs of DSP compute performance, 16G backplane capable transceivers up to 64 per device
Up to 2 speed grade improvement with high utilization, 2400Mb/s DDR4 for robust operation
System integration reduces 60% application BOM cost, VCXO integration reduce clocking component cost
12.5Gb/s transceiver in slowest speed grade, enhanced system logic cell packing reduce dynamic power
Up to 40% lower power versus previous generation, 2400Mb/s DDR4 in a mid-speed grade
Fine granular clock gating with UltraScale™ devices ASIC-like clocking
Co-optimized with Vivado® Design Suite for rapid design closure
Footprint compatibility with Virtex® UltraScale™ devices for scalability
show more
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.