TYPE | DESCRIPTION |
---|
Mounting Style | Surface Mount |
Frequency | 88 MHz |
Number of Pins | 16 Pin |
Case/Package | SOIC-16 |
Number of Outputs | 4 Output |
Number of Circuits | 1 Circuit |
Number of Positions | 16 Position |
Clock Speed | 95 MHz |
Number of Bits | 4 Bit |
Input Capacitance | 3.5 pF |
Number of Inputs | 4 Input |
Operating Temperature (Max) | 125 ℃ |
Operating Temperature (Min) | -40 ℃ |
Supply Voltage | 2V ~ 6V |
Supply Voltage (Max) | 6 V |
Supply Voltage (Min) | 2 V |
TYPE | DESCRIPTION |
---|
Product Lifecycle Status | Active |
Packaging | Bulk |
Size-Length | 10 mm |
Size-Width | 4 mm |
Size-Height | 1.45 mm |
Operating Temperature | -40℃ ~ 125℃ |
The 74HC173D is a quad positive-edge trigger D-type Flip-flop with 3-state outputs. This high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). This 4-bit parallel load register with clock enable control, 3-state buffered outputs (Q0 to Q3) and master reset (MR). When the two data enable inputs (E1\ and E2\\) are low, the data on the Dn inputs is loaded into the register synchronously with the low-to-high clock transition. When one or both En\ inputs are high one set-up time prior to the low-to-high clock transition, the register will retain the previous data. Data inputs and clock enable inputs are fully edge-triggered and must be stable only one set-up time prior to the low-to-high clock transition. The master reset input (MR) is an active high asynchronous input. When MR is high, all four flip-flops are reset (cleared) independently of any other input condition.
● Gated input enable for hold (do nothing) mode
● Gated output enable control
● Edge-triggered D-type register
● Asynchronous master reset
● Bus driver output capability
● Complies with JEDEC standard No. 7A
Nexperia
11 Pages / 0.25 MByte
Nexperia
206 Pages / 0.21 MByte
Philips
Quad D-type flip-flop; positive-edge trigger; 3-state
Nexperia
IC D-TYPE POS TRG SNGL 16SOIC
Nexperia
IC D-TYPE POS TRG SNGL 16SOIC
NXP
Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1Element 16Pin SO T/R
NXP
74HC Series 6V 3-State Quad D-Type Flip-Flop Positive-Edge Trigger - TSSOP-16
Nexperia
IC D-TYPE POS TRG SNGL 16TSSOP
NXP
NXP 74HC173D,652, D Type Flip Flop, 3-State, 2 → 6V, 16Pin SOIC
NXP
Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1Element 16Pin TSSOP Tube
Nexperia
IC: digital; 3-state, D flip-flop; Channels:4; HC; SMD; TSSOP16
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.