TYPE | DESCRIPTION |
---|
Mounting Style | Surface Mount |
Number of Pins | 16 Pin |
Supply Voltage (DC) | 2.00V (min) |
Case/Package | SOIC |
Output Current | 5.2 mA |
Number of Circuits | 4 Circuit |
Number of Positions | 16 Position |
Number of Bits | 4 Bit |
Number of Gates | 4 Gate |
Operating Temperature (Max) | 125 ℃ |
Operating Temperature (Min) | -40 ℃ |
Supply Voltage (Max) | 6 V |
Supply Voltage (Min) | 2 V |
TYPE | DESCRIPTION |
---|
Product Lifecycle Status | Unknown |
Packaging | Each |
Size-Length | 10 mm |
Size-Width | 4 mm |
Size-Height | 1.45 mm |
The 74HC75D is a quad bistable Transparent Latch with complementary outputs. Two latches are simultaneously controlled by one of two active high enable inputs (LE12 and LE34). When LEnn is high, the data enters the latches and appears at the nQ outputs. The nQ outputs follow the data inputs (nD) as long as LEnn is high (transparent). The data on the nD inputs one set-up time prior to the high-to-low transition of the LEnn will be stored in the latches. The latched outputs remain stable as long as the LEnn is low. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
● Complementary Q and Q\ outputs
● VCC and GND on the center pins
● Low-power dissipation
● CMOS Input level
● Complies with JEDEC standard No. 7A
Philips
Quad bistable transparent latch
NXP
74HC Series 6V 3-State Octal Schmitt Trigger Buffer/Line Driver - SSOP-20
Nexperia
IC BUFFER/DVR SCHM TRIG 20TSSOP
NXP
IC HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDSO16, 3.9MM, PLASTIC, MS-012, SOT-109-1, SO-16, FF/Latch
Nexperia
IC LATCH QUAD BISTABLE 16SOIC
Nexperia
IC SCHMT TRIG BUFF/DVR 8B 20SOIC
Nexperia
IC SCHMT TRIG BUFF/DVR 8B 20SSOP
Nexperia
IC LATCH QUAD BISTABLE 16TSSOP
Nexperia
IC SCHMT TRIG BUFF/DVR 8B 20SOIC
Nexperia
IC BUFF/DVR INVERT 8Bit 20SSOP
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.