TYPE | DESCRIPTION |
---|
Mounting Style | Surface Mount |
Number of Pins | 16 Pin |
Case/Package | SOP |
Operating Temperature (Max) | 125 ℃ |
Operating Temperature (Min) | -55 ℃ |
TYPE | DESCRIPTION |
---|
Product Lifecycle Status | Unknown |
Packaging | Rail |
Size-Height | 1.5 mm |
General Description
●The CD4043BC are quad cross-couple 3-STATE CMOS NOR latches, and the CD4044BC are quad cross-couple 3-STATE CMOS NAND latches. Each latch has a separate Q output and individual SET and RESET inputs. There is a common 3-STATE ENABLE input for all four latches. A logic “1” on the ENABLE input connects the latch states to the Q outputs. A logic “0” on the ENABLE input disconnects the latch states from the Q outputs resulting in an open circuit condition on the Q output. The 3-STATE feature allows common bussing of the outputs.
●Features
●■ Wide supply voltage range: 3V to 15V
●■ Low power: 100 nW (typ.)
●■ High noise immunity: 0.45 VDD (typ.)
●■ Separate SET and RESET inputs for each latch
●■ NOR and NAND configuration
●■ 3-STATE output with common output enable
●Applications
●• Multiple bus storage
●• Strobed register
●• Four bits of independent storage with output enable
●• General digital logic
Fairchild
7 Pages / 0.08 MByte
Fairchild
5 Pages / 0.05 MByte
TI
CMOS Quad 3-State R/S Latches
Intersil
CMOS Quad Clocked D Latch
Fairchild
Quad 3-STATE NOR R/S Latches • Quad 3-STATE NAND R/S Latches
TI
Latch Transparent 3-ST 4Channel SR-Type 16Pin Plastic Dip Tube
TI
TEXAS INSTRUMENTS CD4044BD Latch, SR, Tri State, 50ns, 6.8mA, SOIC, 16Pins
TI
Latch Transparent 3-ST 4CH SR-Type 16Pin SOIC T/R
TI
Latch Transparent 3-ST 4CH SR-Type 16Pin SOP T/R
TI
Latch Transparent 3-ST 4CH SR-Type 16Pin TSSOP T/R
TI
Latch Transparent 3-ST 4CH SR-Type 16Pin SOIC Tube
TI
Latch Transparent 3-ST 4CH SR-Type 16Pin SOIC T/R
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.