| TYPE | DESCRIPTION |
|---|
| Mounting Style | Through Hole |
| Number of Pins | 14 Pin |
| Digital Logic Level | CMOS |
| Supply Voltage (DC) | 3.00V ~ 18.0V |
| Case/Package | PDIP-14 |
| Number of Outputs | 1 Output |
| Output Current | 6.8 mA |
| Number of Circuits | 3 Circuit |
| Number of Channels | 3 Channel |
| Number of Positions | 14 Position |
| Number of Bits | 3 Bit |
| Propagation Delay Max (tpd) | 250 ns |
| Voltage Nodes | 5.00 V, 10.0 V, 15.0 V |
| Power Dissipation | 100 mW |
| Quiescent Current | 20.0 nA |
| Number of Gates | 3 Gate |
| Input Capacitance | 5.00 pF |
| Output Current Drive | -1.00 mA |
| Number of Inputs | 3 Input |
| Operating Temperature (Max) | 125 ℃ |
| Operating Temperature (Min) | -55 ℃ |
| Supply Voltage | 3V ~ 18V |
| Supply Voltage (Max) | 18 V |
| Supply Voltage (Min) | 3 V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tube |
| Size-Length | 19.3 mm |
| Size-Width | 6.35 mm |
| Size-Height | 4.57 mm |
| Operating Temperature | -55℃ ~ 125℃ |
The CD4073BE is a 3-input CMOS Triple AND Gate provides the system designer with direct implementation of the AND function and supplement the existing family of CMOS gates.
● Standardized and symmetrical output characteristics
● Medium-speed operation - tPLH, tPHL = 60ns (typical) at VDD=10V
● 100% Tested for quiescent current at 20V
● Maximum input current of 1µA at 18V
● ±10mA DC input current
TI
AND Gate 3Element 3IN CMOS 14Pin PDIP Tube
TI
AND Gate 3Element 3IN CMOS 14Pin SOIC Tube
TI
AND Gate 3Element 3IN CMOS 14Pin SOIC T/R
TI
AND Gate 3Element 3IN CMOS 14Pin TSSOP T/R
TI
AND Gate 3Element 3IN CMOS 14Pin TSSOP Tube
TI
AND Gate 3Element 3IN CMOS 14Pin SOIC T/R
TI
AND Gate 3Element 3IN CMOS 14Pin CDIP Tube
TI
AND Gate 3Element 3IN CMOS 14Pin SOP T/R
TI
AND Gate 3Element 3IN CMOS 14Pin CDIP Tube
TI
AND Gate 3Element 3IN CMOS 14Pin PDIP Tube
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
