| TYPE | DESCRIPTION |
|---|
| Mounting Style | Through Hole |
| Number of Pins | 14 Pin |
| Supply Voltage (DC) | 3.00V ~ 18.0V |
| Operating Voltage | 3V ~ 18V |
| Case/Package | PDIP-14 |
| Number of Outputs | 1 Output |
| Output Current | 6.8 mA |
| Number of Circuits | 2 Circuit |
| Number of Positions | 14 Position |
| Number of Bits | 2 Bit |
| Propagation Delay Max (tpd) | 250 ns |
| Voltage Nodes | 5.00 V, 10.0 V, 15.0 V |
| Power Dissipation | 500 mW |
| Quiescent Current | 20.0 nA |
| Number of Gates | 2 Gate |
| Input Capacitance | 5.00 pF |
| Output Current Drive | -1.00 mA |
| Number of Inputs | 4 Input |
| Operating Temperature (Max) | 125 ℃ |
| Operating Temperature (Min) | -55 ℃ |
| Supply Voltage | 3V ~ 18V |
| Supply Voltage (Max) | 18 V |
| Supply Voltage (Min) | 3 V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tube |
| Size-Length | 19.3 mm |
| Size-Width | 6.35 mm |
| Size-Height | 4.57 mm |
| Operating Temperature | -55℃ ~ 125℃ |
The CD4082BE is a CMOS dual 4-input AND Gate. The device provide the system designer with direct implementation of the AND function and supplement the existing family of CMOS gates. The device features standardized and symmetrical output characteristics.
● 60ns Medium-speed operation
● 100% Tested for quiescent current at 20V
● 2.5V at VDD = 15V Noise margin
● 5V, 10V and 15V Parametric ratings
● Meets all requirements of JEDEC Tentative Standard No. 13B
TI
AND Gate 2Element 4IN CMOS 14Pin PDIP Tube
TI
AND Gate 2Element 4IN CMOS 14Pin SOIC Tube
TI
AND Gate 2Element 4IN CMOS 14Pin SOIC T/R
TI
AND Gate 2Element 4IN CMOS 14Pin TSSOP Tube
TI
AND Gate 2Element 4IN CMOS 14Pin TSSOP T/R
TI
AND Gate 2Element 4IN CMOS 14Pin CDIP Tube
TI
AND Gate 2Element 4IN CMOS 14Pin SOIC T/R
TI
AND Gate 2Element 4IN CMOS 14Pin SOP T/R
TI
AND Gate 2Element 4IN CMOS 14Pin CDIP Tube
TI
AND Gate 2Element 4IN CMOS 14Pin TSSOP T/R
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
