| TYPE | DESCRIPTION |
|---|
| Mounting Style | Surface Mount |
| Number of Pins | 14 Pin |
| Supply Voltage (DC) | 3.00V ~ 18.0V |
| Case/Package | SOP-14 |
| Number of Outputs | 1 Output |
| Output Current | 6.80 mA |
| Number of Circuits | 4 Circuit |
| Number of Bits | 4 Bit |
| Propagation Delay Max (tpd) | 380 ns |
| Voltage Nodes | 5.00 V, 10.0 V, 15.0 V |
| Quiescent Current | 40.0 nA |
| Number of Gates | 4 Gate |
| Output Current Drive | -1.00 mA |
| Number of Inputs | 2 Input |
| Operating Temperature (Max) | 125 ℃ |
| Operating Temperature (Min) | -55 ℃ |
| Supply Voltage | 3V ~ 18V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tape & Reel (TR) |
| Operating Temperature | -55℃ ~ 125℃ |
CD4093B consists of four Schmitt-trigger circuits. Each circuit functions as a two-input NAND gate with Schmitt-trigger action on both inputs. The gate switches at different points for positive- and negative-going signals. The difference between the positive voltage (VP) and the negative voltage (VN) is defined as hysteresis voltage (VH) (see Fig. 2).
●The CD4093B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).
TI
NAND Gate 4Element 2IN CMOS 14Pin PDIP Tube
TI
NAND Gate 4Element 2IN CMOS 14Pin SOIC T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin SOIC Tube
TI
NAND Gate 4Element 2IN CMOS 14Pin TSSOP T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin TSSOP Tube
TI
NAND Gate 4Element 2IN CMOS 14Pin SOP T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin SOIC T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin SOIC T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin CDIP Tube
TI
NAND Gate 4Element 2IN CMOS 14Pin SOIC T/R
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
