| TYPE | DESCRIPTION |
|---|
| Mounting Style | Through Hole |
| Number of Pins | 14 Pin |
| Supply Voltage (DC) | 2.00V ~ 6.00V |
| Case/Package | PDIP-14 |
| Number of Outputs | 1 Output |
| Output Current | 5.2 mA |
| Number of Circuits | 3 Circuit |
| Number of Bits | 3 Bit |
| Propagation Delay Max (tpd) | 150 ns |
| Voltage Nodes | 6.00 V, 5.00 V, 2.00 V |
| Number of Gates | 3 Gate |
| Output Current Drive | -1.00 mA |
| Number of Inputs | 3 Input |
| Operating Temperature (Max) | 125 ℃ |
| Operating Temperature (Min) | -55 ℃ |
| Supply Voltage | 2V ~ 6V |
| Supply Voltage (Max) | 6 V |
| Supply Voltage (Min) | 2 V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tube |
| Size-Length | 19.69 mm |
| Size-Width | 6.6 mm |
| Size-Height | 4.57 mm |
| Operating Temperature | -55℃ ~ 125℃ |
The HC10 and HCT10 logic gates utilize silicon gate CMOS technology to achieve operating s peeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The HCT logic family is functionally pin compatible with the standard LS logic family.
TI
High Speed CMOS Logic Triple 3Input NAND Gates
TI
Flip Flop JK-Type Neg-Edge 2Element 14Pin PDIP Tube
TI
Flip Flop JK# -Type Pos-Edge 2Element 16Pin SOIC Tube
TI
NAND Gate 3Element 3IN CMOS 14Pin PDIP Tube
TI
Flip Flop JK-Type Neg-Edge 2Element 14Pin SOIC Tube
TI
Flip Flop JK# -Type Pos-Edge 2Element 16Pin PDIP Tube
TI
NAND Gate 3Element 3IN CMOS 14Pin SOIC Tube
TI
Flip Flop JK# -Type Pos-Edge 2Element 16Pin SOIC T/R
TI
TEXAS INSTRUMENTS CD74HC107M96 Flip-Flop, Complementary, Differential, Negative Edge, 74HC107, JK, 14ns, 60MHz, 5.2mA, SOIC
TI
NAND Gate 3Element 3IN CMOS 14Pin SOIC T/R
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
