| TYPE | DESCRIPTION |
|---|
| Mounting Style | Surface Mount |
| Number of Pins | 20 Pin |
| Supply Voltage (DC) | 5.00 V, 5.50 V (max) |
| Case/Package | SOIC-20 |
| Number of Outputs | 8 Output |
| Output Current | 6 mA |
| Number of Circuits | 8 Circuit |
| Number of Channels | 8 Channel |
| Number of Positions | 20 Position |
| Number of Bits | 8 Bit |
| Polarity | Non-Inverting |
| Number of Gates | 8 Gate |
| Number of Inputs | 8 Input |
| Operating Temperature (Max) | 125 ℃ |
| Operating Temperature (Min) | -55 ℃ |
| Supply Voltage | 4.5V ~ 5.5V |
| Supply Voltage (Max) | 5.5 V |
| Supply Voltage (Min) | 4.5 V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tube |
| Size-Length | 12.8 mm |
| Size-Width | 7.52 mm |
| Size-Height | 2.35 mm |
| Operating Temperature | -55℃ ~ 125℃ |
The CD74HCT373M is an octal CMOS Transparent D Latch with 3-state outputs. When the LE input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs. A buffered OE\ input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pull-up components. OE\ does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pull-up resistor, the minimum value of the resistor is determined by the current-sinking capability of the driver.
● Balanced propagation delays and transition times
● Standard outputs drive up to 10 LS-TTL loads
● Significant power reduction compared to LS-TTL logic ICs
● Inputs are TTL-voltage compatible
● Green product and no Sb/Br
TI
High Speed CMOS Logic Octal Transparent Latches with 3-State Outputs
Harris
High Speed CMOS Logic Octal Transparent Latch, Three-State Output
TI
TEXAS INSTRUMENTS CD74HCT373E Latch, HCT Family, 74HCT373, D Type Transparent, Tri State, 32ns, 6mA, DIP
TI
Latch Transparent 3-ST 8CH D-Type 20Pin SOIC Tube
TI
Latch Transparent 3-ST 8CH D-Type 20Pin SOIC T/R
TI
Latch Transparent 3-ST 8CH D-Type 20Pin SOIC Tube
TI
Latch Transparent 3-ST 8CH D-Type 20Pin PDIP Tube
TI
Latch Transparent 3-ST 8CH D-Type 20Pin SOIC T/R
Harris
High Speed CMOS Logic Octal Transparent Latch, Three-State Output
Harris
High Speed CMOS Logic Octal Transparent Latch, Three-State Output
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
