| TYPE | DESCRIPTION |
|---|
| Mounting Style | Through Hole |
| Frequency | 30 MHz |
| Number of Pins | 16 Pin |
| Supply Voltage (DC) | 4.50V (min) |
| Case/Package | DIP |
| Output Current | 2.4 mA |
| Number of Positions | 16 Position |
| Number of Gates | 2 Gate |
| Operating Temperature (Max) | 70 ℃ |
| Operating Temperature (Min) | -40 ℃ |
| Supply Voltage (Max) | 15.5 V |
| Supply Voltage (Min) | 4.5 V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Unknown |
| Packaging | Each |
| Size-Length | 19.5 mm |
| Size-Width | 6.48 mm |
| Size-Height | 3.2 mm |
The HEF4027BP is an edge-triggered dual JK Flip-Flop features independent set-direct (SD), clear-direct (CD), clock (CP) inputs and outputs (Q, Q). Data is accepted when CP is low and transferred to the output on the positive-going edge of the clock. The active high asynchronous clear-direct (CD) and set-direct (SD) inputs are independent and override the J, K and CP inputs. The outputs are buffered for best system performance. Schmitt trigger action makes the clock input highly tolerant of slower rise and fall times.
● Fully static operation
● Standardized symmetrical output characteristics
● Complies with JEDEC standard JESD 13-B
NXP
4000B Series 3 to 15V Surface Mount Edge Triggered Dual Jk Flip-Flop - SOIC-16
Nexperia
IC JK TYPE POS TRG DUAL 16SOIC
NXP
NXP HEF4027BT,652 Flip-Flop, Complementary, Differential, Positive Edge, HEF4027, JK, 30ns, 30MHz, 2.4mA, SOIC
Nexperia
IC JK TYPE POS TRG DUAL 16SOIC
NXP
IC 4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 3.9MM, PLASTIC, MS-012, SOT109-1, SOP-16, FF/Latch
NXP
NXP HEF4027BP, Dual, J-K Type Flip Flop, 3 → 15V, 16Pin DIP
NXP
HEF4027BP, 652 ic Flip Flop JK-Master-Slave Type Pos-Edge 2Element 16Pin PDIP Bulk RoHS
Nexperia
Flip Flop JK-Master-Slave Type Pos-Edge 2Element 16Pin SO
Nexperia
IC: digital; JK flip-flop; Channels:2; CMOS; SMD; SOP16
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
