HEF4526BP Datasheet PDF - NXP

The HEF4526BP is a 4-bit synchronous programmable Binary Down Counter with an active high and active low clock inputs (CP0, CP1\\), an asynchronous parallel load input (PL), four parallel inputs (A0 to A3), a cascade feedback input (CF), four buffered parallel outputs (Q0 to Q3), a terminal count output (TC), an overriding asynchronous master reset input (MR) and a decoded TC output that can be used for divide-by-n applications. In single stage applications the TC output is connected to PL. CF allows cascade divide-by-n operation with no additional gates required. Information on A0 to A3 is loaded into the counter while PL is high, independent of all other inputs except MR, which must be low. When PL and CP1\ are low, the counter advances on a low-to-high transition of CP0. When PL is low and CP0 is high, the counter advances on a high to low transition of CP1\\. TC is high when the counter is in the zero state (Q0 = Q1 = Q2 = Q3 = low) and CF is high and PL is low.

● Fully static operation

● Standardized symmetrical output characteristics

● Complies with JEDEC standard JESD 13-B