Part Datasheet Search > Interface ICs > NXP > PTN3360DBS,518 Datasheet PDF
PTN3360DBS,518 Datasheet PDF - NXP
Manufacturer: | NXP |
Category: | Interface ICs |
Case Package: | HVQFN-48 |
Description: | level shifter -40℃ to 85℃ 48Pin HVQFN EP T/R |
Documentation: | PTN3360DBS,518 Datasheet (24 Pages)Pinout Diagram on5 Page6 Page7 Page8 PageHot Package Outline Dimension on17 Page Part Numbering System on4 Page |
Pictures: |
PTN3360DBS,518 Datasheet PDF
ADatasheet has not yet included the datasheet for PTN3360DBS,518
If necessary, please send a supplementary document request to the administrator
PTN3360DBS,518 Datasheet PDF (24 Pages)
View Datasheet
Click page to view the detail
PTN3360DBS,518 Specifications
TYPE | DESCRIPTION |
---|---|
Mounting Style | Surface Mount |
Number of Pins | 48 Pin |
Case/Package | HVQFN-48 |
Number of Positions | 48 Position |
Number of Inputs | 4 Input |
Operating Temperature (Max) | 85 ℃ |
Operating Temperature (Min) | -40 ℃ |
Supply Voltage | 2.85V ~ 3.6V |
Supply Voltage (Max) | 3.6 V |
Supply Voltage (Min) | 3 V |
PTN3360DBS,518 Size & Package
TYPE | DESCRIPTION |
---|---|
Product Lifecycle Status | Active |
Packaging | Tape & Reel (TR) |
Operating Temperature | -40℃ ~ 85℃ |
PTN3360DBS,518 Environmental
PTN3360DBS,518 Function Overview
Overview
●The PTN3360D is a high-speed level shifter device which converts four lanes of low-swing AC-coupled differential input signals to DVI v1.0 and HDMI v1.4b compliant open-drain current-steering differential output signals, up to 3.0 Gbit/s per lane to support 36-bit deep color mode, 4K × 2K video format or 3D video data transport. Each of these lanes provides a level-shifting differential buffer to translate from low-swing AC-coupled differential signaling on the source side, to TMDS-type DC-coupled differential current-mode signaling terminated into 50 Ω to 3.3 V on the sink side. Additionally, the PTN3360D provides a single-ended active buffer for voltage translation of the HPD signal from 5 V on the sink side to 3.3 V on the source side and provides a channel with active buffering and level shifting of the DDC channel (consisting of a clock and a data line) between 3.3 V source-side and 5 V sink-side. The DDC channel is implemented using active I²C-bus buffer technology providing capacitive isolation, redriving and level shifting as well as disablement (isolation between source and sink) of the clock and data lines.
●The low-swing AC-coupled differential input signals to the PTN3360D typically come from a display source with multi-mode I/O, which supports multiple display standards, for example, DisplayPort, HDMI and DVI. While the input differential signals are configured to carry DVI or HDMI coded data, they do not comply with the electrical requirements of the DVI v1.0 or HDMI v1.4b specification. By using PTN3360D, chip set vendors are able to implement such reconfigurable I/Os on multi-mode display source devices, allowing the support of multiple display standards while keeping the number of chip set I/O pins low.
●The PTN3360D main high-speed differential lanes feature low-swing self-biasing differential inputs which are compliant to the electrical specifications of DisplayPort Standard v1.2 and/or PCI Express Standard v1.1, and open-drain current-steering differential outputs compliant to DVI v1.0 and HDMI v1.4b electrical specifications. The I²C-bus channel actively buffers as well as level-translates the DDC signals for optimal capacitive isolation. The PTN3360D also supports power-saving modes in order to minimize current consumption when no display is active or connected.
●The PTN3360D is a fully featured HDMI as well as DVI level shifter. The PTN3360D supersedes PTN3360B, and provides a better high speed performance with a programmable equalizer.
●PTN3360D is powered from a single 3.3 V power supply consuming a small amount of power (230 mW typical) and is offered in a 48-terminal HVQFN48 package.
●MoreLess
●## Features
●### High-speed TMDS level shifting
● Converts four lanes of low-swing AC-coupled differential input signals to DVI v1.0 and HDMI v1.4b compliant open-drain current-steering differential output signals
● TMDS level shifting operation up to 3.0 Gbit/s per lane (300 MHz character clock) supporting 4K × 2K and 3D video formats
● Programmable equalizer
● Integrated 50 Ω termination resistors for self-biasing differential inputs
● Back-current safe outputs to disallow current when device power is off and monitor is on
● Disable feature to turn off TMDS inputs and outputs and to enter low-power state
●### DDC level shifting
● Integrated DDC buffering and level shifting (3.3 V source to 5 V sink side)
● Rise time accelerator on sink-side DDC ports
● 0 Hz to 400 kHz I²C-bus clock frequency
● Back-power safe sink-side terminals to disallow backdrive current when power is off or when DDC is not enabled
●### HPD level shifting
● HPD non-inverting level shift from 0 V on the sink side to 0 V on the source side, or from 5 V on the sink side to 3.3 V on the source side
● Integrated 200 kΩ pull-down resistor on HPD sink input guarantees ‘input LOW’ when no display is plugged in
● Back-power safe design on HPD_SINK to disallow backdrive current when power is off
●### General
● Power supply 3.0 V to 3.6 V
● ESD resilience to 6 kV HBM, 1 kV CDM
● Power-saving modes (using output enable)
● Back-current-safe design on all sink-side main link, DDC and HPD terminals
● Transparent operation: no re-timing or software configuration required
● 48-terminal HVQFN48 package
●## Target Applications
● PC motherboard/graphics card
● Docking station
● DisplayPort to HDMI adapters supporting 4K × 2K and 3D video formats
● DisplayPort to DVI adapters required to drive long cables
●## Features
show more
PTN3360DBS,518 Documents
PTN3360 Documents
NXP
PTN3360A Series 3.3V 400kHz 2.5 Gbit/s HDMI / DVI Level Shifter - HVQFN-48
NXP
Enhanced performance HDMI/DVI level shifter with active DDC buffer, supporting 3 Gbit/s operation
Part Datasheet PDF Search
Example: STM32F103
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.