The AC74 devices are dual positive-edge-triggered D-type flip-flops.
●A low level at the preset (PRE)\ or clear (CLR)\ input sets or resets the outputs, regardless of the levels of the other inputs. When PRE\ and CLR\ are inactive (high), data at the data (D) input meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at D can be changed without affecting the levels at the outputs.
● 2-V to 6-V VCC Operation
● Inputs Accept Voltages to 6 V
● Max tpd of 10 ns at 5 V
TI
Buffer/Line Driver 1CH Non-Inverting 3-ST CMOS 5Pin SC-70 T/R
TI
Buffer/Line Driver 1CH Non-Inverting 3-ST CMOS 5Pin SOT-23 T/R
TI
Shift Register, HC Family, 74HC164, Serial to Parallel, 1Element, 8Bit, DIP, 14Pins
TI
Inverter, Schmitt Trigger, 74LVC1G14, 1Input, 32mA, 1.65V to 5.5V, SOT-23-5
TI
Inverter Schmitt Trigger 6Element CMOS 14Pin TSSOP Inverter Schmitt Trigger 6Element CMOS 14Pin TSSOP
TI
Buffer/Line Driver 8CH Non-Inverting 3-ST CMOS 20Pin TSSOP T/R
TI
Inverter, Schmitt Trigger, 74AHC1G14, 1Input, 8mA, 2V to 5.5V, SOT-23-5
TI
TEXAS INSTRUMENTS SN74LVC4245APWR Transceiver, Non-Inverting, 2.7V to 3.6V, 4.5V to 5.5V, TSSOP-24
TI
OR Gate 1Element 2IN CMOS 5Pin SOT-23 T/R
TI
Flip-Flop, Differential / Complementary, Positive Edge, 74LVC74, D, 4.1ns, 200MHz, 32mA, VSSOP
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.