| TYPE | DESCRIPTION |
|---|
| Mounting Style | Surface Mount |
| Number of Pins | 14 Pin |
| Supply Voltage (DC) | 2.00V ~ 5.50V |
| Case/Package | TSSOP-14 |
| Number of Outputs | 1 Output |
| Output Current | 8 mA |
| Number of Circuits | 4 Circuit |
| Number of Positions | 14 Position |
| Number of Bits | 4 Bit |
| Propagation Delay Max (tpd) | 17.5 ns |
| Voltage Nodes | 5.00 V, 3.30 V |
| Number of Gates | 4 Gate |
| Output Current Drive | -1.00 mA |
| Number of Inputs | 2 Input |
| Operating Temperature (Max) | 85 ℃ |
| Operating Temperature (Min) | -40 ℃ |
| Supply Voltage | 2V ~ 5.5V |
| Supply Voltage (Max) | 5.5 V |
| Supply Voltage (Min) | 2 V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tape & Reel (TR) |
| Size-Length | 5 mm |
| Size-Width | 4.4 mm |
| Size-Height | 1.15 mm |
| Operating Temperature | -40℃ ~ 85℃ |
Operating Range 2-V to 5.5-V VCC
●Operation From Very Slow Input Transitions
●Temperature-Compensated Threshold Levels
●High Noise Immunity
●Same Pinouts as ’AHC00
●Latch-Up Performance Exceeds 250 mA Per JESD 17
●ESD Protection Exceeds JESD 22
●– 2000-V Human-Body Model (A114-A)
●– 200-V Machine Model (A115-A)
●– 1000-V Charged-Device Model (C101)
TI
QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
TI
NAND Gate 4Element 2IN CMOS 14Pin SOIC T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin SOIC Tube
TI
NAND Gate 4Element 2IN CMOS 14Pin PDIP Tube
TI
NAND Gate 4Element 2IN CMOS 14Pin TSSOP T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin TVSOP T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin SOP T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin SSOP T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin TSSOP Tube
TI
NAND Gate 4Element 2IN CMOS 14Pin VQFN EP T/R
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
