The SN74F112 contains two independent J-K negative-edge-triggered flip-flops. A low level at the preset () or clear () inputs sets or resets the outputs regardless of the levels of the other inputs. When and are inactive (high), data at the J and K inputs meeting the setup time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. The SN74F112 can perform as a toggle flip-flop by tying J and K high.
●The SN74F112 is characterized for operation from 0°C to 70°C.
● Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs
TI
Buffer/Line Driver 1CH Non-Inverting 3-ST CMOS 5Pin SC-70 T/R
TI
Buffer/Line Driver 1CH Non-Inverting 3-ST CMOS 5Pin SOT-23 T/R
TI
Shift Register, HC Family, 74HC164, Serial to Parallel, 1Element, 8Bit, DIP, 14Pins
TI
Inverter, Schmitt Trigger, 74LVC1G14, 1Input, 32mA, 1.65V to 5.5V, SOT-23-5
TI
Inverter Schmitt Trigger 6Element CMOS 14Pin TSSOP Inverter Schmitt Trigger 6Element CMOS 14Pin TSSOP
TI
Buffer/Line Driver 8CH Non-Inverting 3-ST CMOS 20Pin TSSOP T/R
TI
Inverter, Schmitt Trigger, 74AHC1G14, 1Input, 8mA, 2V to 5.5V, SOT-23-5
TI
TEXAS INSTRUMENTS SN74LVC4245APWR Transceiver, Non-Inverting, 2.7V to 3.6V, 4.5V to 5.5V, TSSOP-24
TI
OR Gate 1Element 2IN CMOS 5Pin SOT-23 T/R
TI
Flip-Flop, Differential / Complementary, Positive Edge, 74LVC74, D, 4.1ns, 200MHz, 32mA, VSSOP
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.