| TYPE | DESCRIPTION |
|---|
| Mounting Style | Surface Mount |
| Number of Pins | 14 Pin |
| Supply Voltage (DC) | 2.00V ~ 5.50V |
| Case/Package | SSOP-14 |
| Number of Outputs | 1 Output |
| Output Current | 12.0 mA |
| Number of Circuits | 4 Circuit |
| Number of Bits | 4 Bit |
| Propagation Delay Max (tpd) | 23.0 ns |
| Voltage Nodes | 5.00 V, 3.30 V, 2.50 V |
| Number of Gates | 4 Gate |
| Output Current Drive | -1.00 mA |
| Number of Inputs | 2 Input |
| Operating Temperature (Max) | 125 ℃ |
| Operating Temperature (Min) | 40 ℃ |
| Supply Voltage | 2V ~ 5.5V |
| Supply Voltage (Max) | 5.5 V |
| Supply Voltage (Min) | 2 V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tape & Reel (TR) |
| Size-Length | 6.2 mm |
| Size-Width | 5.3 mm |
| Size-Height | 1.95 mm |
| Operating Temperature | -40℃ ~ 85℃ |
The LV132A devices are quadruple positive-NAND gates designed for 2-V to 5.5-V VCC operation.
●The LV132A devices perform the Boolean function Y = A B or Y = A \\+ B in positive logic.
●Each circuit functions as a NAND gate, but because of the Schmitt trigger, it has different input threshold levels for positive- and negative-going signals.
●These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.
TI
QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
TI
NAND Gate 4Element 2IN CMOS 14Pin TSSOP T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin SOIC T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin SSOP T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin TSSOP Tube
TI
NAND Gate 4Element 2IN CMOS 14Pin SOIC Tube
TI
NAND Gate 4Element 2IN CMOS 14Pin SOP T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin TSSOP T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin TVSOP T/R
TI
NAND Gate 4Element 2IN CMOS 14Pin SOIC Tube
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
