| TYPE | DESCRIPTION |
|---|
| Mounting Style | Surface Mount |
| Frequency | 200 MHz |
| Number of Pins | 8 Pin |
| Supply Voltage (DC) | 1.65V (min) |
| Case/Package | VSSOP-8 |
| Number of Outputs | 1 Output |
| Output Current | 32 mA |
| Number of Circuits | 1 Circuit |
| Number of Positions | 8 Position |
| Clock Speed | 200 MHz |
| Number of Bits | 1 Bit |
| Propagation Delay Max (tpd) | 4.40 ns |
| Number of Gates | 2 Gate |
| Input Capacitance | 5 pF |
| Number of Inputs | 1 Input |
| Operating Temperature (Max) | 125 ℃ |
| Operating Temperature (Min) | -40 ℃ |
| Supply Voltage | 1.65V ~ 5.5V |
| Supply Voltage (Max) | 5.5 V |
| Supply Voltage (Min) | 1.65 V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tape & Reel (TR) |
| Size-Height | 0.8 mm |
| Operating Temperature | -40℃ ~ 125℃ (TA) |
The SN74LVC1G74DCUR is a single positive-edge-triggered D-type Flip-flop is designed for 1.65 to 5.5V VCC operation. A low level at the preset (PRE\\) or clear (CLR\\) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE\ and CLR\ are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
● Supports down translation to VCC
● ±24mA Output drive at 3.3V
● Ioff Supports live insertion, partial-power-down mode and back-drive protection
● Latch-up performance exceeds 100mA per JESD 78, class II
● Green product and no Sb/Br
TI
Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset 8-VSSOP -40℃ to 125℃
TI
TEXAS INSTRUMENTS SN74LVC1G74DCUR Flip-Flop, CMOS, Positive Edge, 74LVC1G74, D, 6.1ns, 200MHz, 32mA, VSSOP
TI
TEXAS INSTRUMENTS SN74LVC1G74DCTR Flip-Flop, Complementary Output, Positive Edge, 74LVC1G74, D, 5.9ns, 200MHz, 50mA, SSOP
TI
Flip Flop D-Type Pos-Edge 1Element 8Pin VSSOP T/R
TI
Flip Flop D-Type Pos-Edge 1Element 8Pin X2SON T/R
TI
Flip Flop D-Type Pos-Edge 1Element 8Pin UQFN T/R
TI
TEXAS INSTRUMENTS SN74LVC1G74RSER Flip-Flop, Complementary Output, Positive Edge, 74LVC1G74, D, 4.4ns, 200MHz, 32mA, UQFN
TI
Flip Flop D-Type Pos-Edge 1Element 8Pin VSSOP T/R
TI
Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset 8-VSSOP -40℃ to 125℃
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
