| TYPE | DESCRIPTION |
|---|
| Mounting Style | Surface Mount |
| Number of Pins | 10 Pin |
| Case/Package | WFDFN-10 |
| Number of Outputs | 1 Output |
| Output Voltage | 0.5V ~ 0.9V |
| Output Current | 2 A |
| Number of Positions | 10 Position |
| Quiescent Current | 170 µA |
| Number of Regulated Outputs | 1 Output |
| Input Voltage (Max) | 6.5 V |
| Input Voltage (Min) | 3.1 V |
| Output Current (Max) | 2 A |
| Operating Temperature (Max) | 85 ℃ |
| Operating Temperature (Min) | -40 ℃ |
| Input Voltage | 3.1V ~ 6.5V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tape & Reel (TR) |
| Operating Temperature | -40℃ ~ 85℃ |
The TPS51206 is a sink and source double date rate (DDR) termination regulator with VTTREF buffered reference output. It is specifically designed for low-input voltage, low-cost, low-external component count systems where space is a key consideration. The TPS51206 maintains fast transient response and only requires 1 × 10-µF of ceramic output capacitance. The TPS51206 supports a remote sensing function and all power requirements for DDR2, DDR3 and Low-Power DDR3 (DDR3L), and DDR4 VTT bus. The VTT current capability is ±2-A peak. The device supports all of the DDR power states, putting VTT to High-Z in S3 state (suspend to RAM) and discharging VTT and VTTREF in S4 or S5 state (suspend to disk).
●The TPS51206 is available in 10-pin, 2 × 2, SON (DSQ) PowerPAD™ package and specified from –40°C to 85°C.
TI
2A Peak Sink/Source DDR Termination Regulator with VTTREF Buffered Reference for DDR2, DDR3, DDR3L
TI
LDO Regulator Pos 0.5V to 0.9V 2A 10Pin WSON T/R
TI
TEXAS INSTRUMENTS TPS51206DSQT Fixed LDO Voltage Regulator, 3.1V to 6.5V in, 900mV/2A out, SON-10
TI
Evaluation Board, DDR Termination Sink/Source Regulator, 2A
TI
2A Peak Sink/Source DD Termination egulator with VTT EF Buffered eference for DD 2, DD 3, DD 3L 10-WSON -40℃ to 85℃
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
