Part Datasheet Search > Logic Gates > TI > SN74AHCT125PW Datasheet PDF > SN74AHCT125PW Datasheet Pages 1/26
SN74AHCT125PW
Price from AiPCBA
SN74AHCT125PWDatasheet PDF
Page:
of 26 Go
If the format of the manual is confusing, please download and read the original PDF file.
SN54AHCT125, SN74AHCT125
QUADRUPLE BUS BUFFER GATES
WITH 3-STATE OUTPUTS
SCLS264O − DECEMBER 1995 − REVISED JULY 2003
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
D Inputs Are TTL-Voltage Compatible
D Latch-Up Performance Exceeds 250 mA Per
JESD 17
D ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1OE
1A
1Y
2OE
2A
2Y
GND
V
CC
4OE
4A
4Y
3OE
3A
3Y
SN54AHCT125 ...J OR W PACKAGE
SN74AHCT125 ...D, DB, DGV, N, NS,
OR PW PACKAGE
(TOP VIEW)
3212019
910111213
4
5
6
7
8
18
17
16
15
14
4A
NC
4Y
NC
3OE
1Y
NC
2OE
NC
2A
1A
1OE
NC
3Y
3A
V
4OE
2Y
GND
NC
SN54AHCT125 . . . FK PACKAGE
(TOP VIEW)
CC
NC − No internal connection
SN74AHCT125 . . . RGY PACKAGE
(TOP VIEW)
114
78
2
3
4
5
6
13
12
11
10
9
4OE
4A
4Y
3OE
3A
1A
1Y
2OE
2A
2Y
1OE
3Y
V
GND
CC
description/ordering information
The ’AHCT125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs.
Each output is disabled when the associated output-enable (OE
) input is high. When OE is low, the respective
gate passes the data from the A input to its Y output.
To ensure the high-impedance state during power up or power down, OE
should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION
T
A
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
QFN − RGY Tape and reel SN74AHCT125RGYR HB125
PDIP − N Tube SN74AHCT125N SN74AHCT125N
SOIC D
Tube SN74AHCT125D
AHCT125
SOIC − D
Tape and reel SN74AHCT125DR
AHCT125
−40°C to 85°C
SOP − NS Tape and reel SN74AHCT125NSR AHCT125
SSOP − DB Tape and reel SN74AHCT125DBR HB125
TSSOP PW
Tube SN74AHCT125PW
HB125
TSSOP − PW
Tape and reel SN74AHCT125PWR
HB125
TVSOP − DGV Tape and reel SN74AHCT125DGVR HB125
CDIP − J Tube SNJ54AHCT125J SNJ54AHCT125J
−55°C to 125°C
CFP − W Tube SNJ54AHCT125W SNJ54AHCT125W
55 C
to
125 C
LCCC − FK Tube SNJ54AHCT125FK SNJ54AHCT125FK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright © 2003, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.

SN74AHCT125PW Documents

TI
26 Pages / 1.28 MByte
TI
17 Pages / 0.23 MByte
TI
13 Pages / 0.55 MByte

SN74AHCT125 Documents

TI
Quadruple Bus Buffer Gates With 3-State Outputs
TI
Buffer/Line Driver 4CH Non-Inverting 3-ST CMOS 14Pin TSSOP T/R
TI
TEXAS INSTRUMENTS SN74AHCT125PW Buffer Gate, 74AHCT125, 2Input, 8mA, 4.5V to 5.5V, TSSOP-14
TI
Buffer/Line Driver 4CH Non-Inverting 3-ST CMOS 14Pin PDIP Tube
TI
Buffer/Line Driver 4CH Non-Inverting 3-ST CMOS 14Pin SOIC T/R
TI
Buffer/Line Driver 4CH Non-Inverting 3-ST CMOS 14Pin SOIC Tube
TI
Buffer/Line Driver 4CH Non-Inverting 3-ST CMOS 14Pin VQFN EP T/R
TI
Buffer/Line Driver 4CH Non-Inverting 3-ST CMOS 14Pin TSSOP T/R
TI
Buffer/Line Driver 4CH Non-Inverting 3-ST CMOS 14Pin SOP T/R
TI
Buffer/Line Driver 4CH Non-Inverting 3-ST CMOS 14Pin TSSOP T/R
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.