Part Datasheet Search > Primary Platform > TI > TMDXEVMWIFI1808L Datasheet PDF > TMDXEVMWIFI1808L User Reference Manual Guide Pages 1/265
TMDXEVMWIFI1808L User Reference Manual Guide - TI
| Manufacturer: | TI |
| Category: | Primary Platform |
| Description: | AM1810 Microprocessor Evaluation Kit 128Mb RAM 8Mb/512Mb NAND Flash/NOR Flash |
| Pictures: |
TMDXEVMWIFI1808LDatasheet PDF
Page:
of 265 Go
If the format of the manual is confusing, please download and read the original PDF file.
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
AM1808
SPRS653E –FEBRUARY 2010–REVISED MARCH 2014
AM1808 ARM
®
Microprocessor
1 AM1808 ARM Microprocessor
1.1 Features
1
• 375- and 456-MHz ARM926EJ-S™ RISC MPU • Programmable Real-Time Unit Subsystem
(PRUSS)
• ARM926EJ-S Core
– Two Independent Programmable Real-Time Unit
– 32-Bit and 16-Bit ( Thumb
®
) Instructions
(PRU) Cores
– Single-Cycle MAC
• 32-Bit Load-Store RISC Architecture
– ARM Jazelle
®
Technology
• 4KB of Instruction RAM per Core
– Embedded ICE-RT™ for Real-Time Debug
• 512 Bytes of Data RAM per Core
• ARM9™ Memory Architecture
• PRUSS can be Disabled via Software to
– 16KB of Instruction Cache
Save Power
– 16KB of Data Cache
• Register 30 of Each PRU is Exported from
– 8KB of RAM (Vector Table)
the Subsystem in Addition to the Normal R31
– 64KB of ROM
Output of the PRU Cores.
• Enhanced Direct Memory Access Controller 3
– Standard Power-Management Mechanism
(EDMA3):
• Clock Gating
– 2 Channel Controllers
• Entire Subsystem Under a Single PSC Clock
– 3 Transfer Controllers
Gating Domain
– 64 Independent DMA Channels
– Dedicated Interrupt Controller
– 16 Quick DMA Channels
– Dedicated Switched Central Resource
– Programmable Transfer Burst Size
• USB 1.1 OHCI (Host) with Integrated PHY (USB1)
• 128KB of On-Chip Memory
• USB 2.0 OTG Port with Integrated PHY (USB0)
• 1.8-V or 3.3-V LVCMOS I/Os (Except for USB and
– USB 2.0 High- and Full-Speed Client
DDR2 Interfaces)
– USB 2.0 High-, Full-, and Low-Speed Host
• Two External Memory Interfaces:
– End Point 0 (Control)
– EMIFA
– End Points 1,2,3,4 (Control, Bulk, Interrupt or
• NOR (8- or 16-Bit-Wide Data)
ISOC) RX and TX
• NAND (8- or 16-Bit-Wide Data)
• One Multichannel Audio Serial Port (McASP):
• 16-Bit SDRAM with 128-MB Address Space
– Transmit and Receive Clocks
– DDR2/Mobile DDR Memory Controller with one
– Two Clock Zones and 16 Serial Data Pins
of the following:
– Supports TDM, I2S, and Similar Formats
• 16-Bit DDR2 SDRAM with 256-MB Address
– DIT-Capable
Space
– FIFO Buffers for Transmit and Receive
• 16-Bit mDDR SDRAM with 256-MB Address
• Two Multichannel Buffered Serial Ports (McBSPs):
Space
– Transmit and Receive Clocks
• Three Configurable 16550-Type UART Modules:
– Supports TDM, I2S, and Similar Formats
– With Modem Control Signals
– AC97 Audio Codec Interface
– 16-Byte FIFO
– Telecom Interfaces (ST-Bus, H100)
– 16x or 13x Oversampling Option
– 128-Channel TDM
• LCD Controller
– FIFO Buffers for Transmit and Receive
• Two Serial Peripheral Interfaces (SPIs) Each with
• 10/100 Mbps Ethernet MAC (EMAC):
Multiple Chip Selects
– IEEE 802.3 Compliant
• Two Multimedia Card (MMC)/Secure Digital (SD)
Card Interfaces with Secure Data I/O (SDIO)
– MII Media-Independent Interface
Interfaces
– RMII Reduced Media-Independent Interface
• Two Master and Slave Inter-Integrated Circuits
– Management Data I/O (MDIO) Module
( I
2
C Bus™)
• One Host-Port Interface (HPI) with 16-Bit-Wide
Muxed Address and Data Bus For High Bandwidth
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.