LPC4337FET256 Datasheet PDF - NXP

Overview

●The LPC4357/53/37/33 are ARM Cortex-M4 based microcontrollers for embedded applications which include an ARM Cortex-M0 coprocessor, up to 1 MB of flash and 136 kB of on-chip SRAM, 16 kB of EEPROM memory, advanced configurable peripherals such as the State Configurable Timer (SCT) and the Serial General Purpose I/O (SGPIO) interface, two High-speed USB controllers, Ethernet, LCD, an external memory controller, and multiple digital and analog peripherals. The LPC4357/53/37/33 operate at CPU frequencies of up to 204 MHz.

●The ARM Cortex-M4 is a next generation 32-bit core that offers system enhancements such as low power consumption, enhanced debug features, and a high level of support block integration. The ARM Cortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals, and includes an internal prefetch unit that supports speculative branching. The ARM Cortex-M4 supports single-cycle digital signal processing and SIMD instructions. A hardware floating-point processor is integrated in the core.

●The ARM Cortex-M0 coprocessor is an energy-efficient and easy-to-use 32-bit core which is code- and tool-compatible with the Cortex-M4 core. The Cortex-M0 coprocessor, designed as a replacement for existing 8/16-bit microcontrollers, offers up to 204 MHz performance with a simple instruction set and reduced code size.

●MoreLess

●## Features

● Cortex-M4 Processor core

● ARM Cortex-M4 processor, running at frequencies of up to 204 MHz.

● ARM Cortex-M4 built-in Memory Protection Unit (MPU) supporting eight regions.

● ARM Cortex-M4 built-in Nested Vectored Interrupt Controller (NVIC).

● Hardware floating-point unit.

● Non-maskable Interrupt (NMI) input.

● JTAG and Serial Wire Debug (SWD), serial trace, eight breakpoints, and four watch points.

● Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB) support.

● System tick timer.

● Cortex-M0 Processor core

● ARM Cortex-M0 co-processor capable of off-loading the main ARM Cortex-M4 application processor.

● Running at frequencies of up to 204 MHz.

● JTAG, Serial Wire Debug, and built-in NVIC.

● On-chip memory

● Up to 1 MB on-chip dual bank flash memory with flash accelerator.

● 16 kB on-chip EEPROM data memory.

● 136 kB SRAM for code and data use.

● Multiple SRAM blocks with separate bus access. Two SRAM blocks can be powered down individually.

● 64 kB ROM containing boot code and on-chip software drivers.

● 32 bit general-purpose One-Time Programmable (OTP) memory.

● Configurable digital peripherals

● Serial GPIO (SGPIO) interface.

● State Configurable Timer (SCT) subsystem on AHB.

● Global Input Multiplexer Array (GIMA) allows to cross-connect multiple inputs and outputs to event driven peripherals like the timers, SCT, and ADC0/1.

● Serial interfaces

● Quad SPI Flash Interface (SPIFI) with four lanes and up to 60 MB per second.

● 10/100T Ethernet MAC with RMII and MII interfaces and DMA support for high throughput at low CPU load. Support for IEEE 1588 time stamping/advanced time stamping (IEEE 1588-2008 v2).

● One High-speed USB 2.0 Host/Device/OTG interface with DMA support and on-chip high-speed PHY.

● One High-speed USB 2.0 Host/Device interface with DMA support, on-chip full-speed PHY and ULPI interface to external high-speed PHY.

● USB interface electrical test software included in ROM USB stack.

● One 550 UART with DMA support and full modem interface.

● Three 550 USARTs with DMA and synchronous mode support and a smart card interface conforming to ISO7816 specification. One USART with IrDA interface.

● Two C_CAN 2.0B controllers with one channel each.

● Two SSP controllers with FIFO and multi-protocol support. Both SSPs with DMA support.

● One SPI controller.

● One Fast-mode Plus I²C-bus interface with monitor mode and with open-drain I/O pins conforming to the full I²C-bus specification. Supports data rates of up to 1 Mbit/s.

● One standard I²C-bus interface with monitor mode and with standard I/O pins.

● Two I²S interfaces, each with DMA support and with one input and one output.

● Digital peripherals

● External Memory Controller (EMC) supporting external SRAM, ROM, NOR flash, and SDRAM devices.

● LCD controller with DMA support and a programmable display resolution of up to 1024 H x 768 V. Supports monochrome and color STN panels and TFT color panels; supports 1/2/4/8 bpp Color Look-Up Table (CLUT) and 16/24-bit direct pixel mapping. Available on parts LPC4357/53 only.

● Secure Digital Input Output (SD/MMC) card interface.

● Eight-channel General-Purpose DMA (GPDMA) controller can access all memories on the AHB and all DMA-capable AHB slaves.

● Up to 164 General-Purpose Input/Output (GPIO) pins with configurable pull-up/pull-down resistors.

● GPIO registers are located on the AHB for fast access. GPIO ports have DMA support.

● Up to eight GPIO pins can be selected from all GPIO pins as edge and level sensitive interrupt sources.

● Two GPIO group interrupt modules enable an interrupt based on a programmable pattern of input states of a group of GPIO pins.

● Four general-purpose timer/counters with capture and match capabilities.

● One motor control Pulse Width Modulator (PWM) for three-phase motor control.

● One Quadrature Encoder Interface (QEI).

● Repetitive Interrupt timer (RI timer).

● Windowed watchdog timer (WWDT).

● Ultra-low power Real-Time Clock (RTC) on separate power domain with 256 bytes of battery powered backup registers.

● Alarm timer; can be battery powered.

● Analog peripherals

● One 10-bit DAC with DMA support and a data conversion rate of 400 kSamples/s.

● Two 10-bit ADCs with DMA support and a data conversion rate of 400 kSamples/s. Up to eight input channels per ADC.

● Unique ID for each device.

● Clock generation unit

● Crystal oscillator with an operating range of 1 MHz to 25 MHz.

● 12 MHz Internal RC (IRC) oscillator trimmed to 1 % accuracy over temperature and voltage.

● Ultra-low power Real-Time Clock (RTC) crystal oscillator.

● Three PLLs allow CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. The second PLL is dedicated to the High-speed USB, the third PLL can be used as audio PLL.

● Clock output.

● Power

● Single 3.3 V (2.2 V to 3.6 V) power supply with on-chip DC-to-DC converter for the core supply and the RTC power domain.

● RTC power domain can be powered separately by a 3 V battery supply.

● Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.

● Processor wake-up from Sleep mode via wake-up interrupts from various peripherals.

● Wake-up from Deep-sleep, Power-down, and Deep power-down modes via external interrupts and interrupts generated by battery powered blocks in the RTC power domain.

● Brownout detect with four separate thresholds for interrupt and forced reset.

● Power-On Reset (POR).

● Available as LQFP208, LQFP144, LBGA256, TFBGA180, or TFBGA100 packages.

●## Target Applications

● Motor control

● Power management

● White goods

● RFID readers

● Embedded audio applications

● Industrial automation

● e-metering

●## Features