Part Datasheet Search > UART Interface Ics > NXP > SC28L194A1BE Datasheet PDF
SC28L194A1BE Datasheet PDF - NXP
Manufacturer: | NXP |
Category: | UART Interface Ics |
Case Package: | LQFP-80 |
Description: | UART 4CH 16Byte FIFO 3.3V/5V 80Pin LQFP |
Documentation: | SC28L194A1BE Datasheet (53 Pages) |
Pictures: |
SC28L194A1BE Datasheet PDF
ADatasheet has not yet included the datasheet for SC28L194A1BE
If necessary, please send a supplementary document request to the administrator
SC28L194A1BE Datasheet PDF (53 Pages)
View Datasheet
Click page to view the detail
SC28L194A1BE Specifications
TYPE | DESCRIPTION |
---|---|
Mounting Style | Surface Mount |
Number of Pins | 80 Pin |
Supply Voltage (DC) | 5.00V (max) |
Case/Package | LQFP-80 |
Supply Current | 30 mA |
Number of Channels | 4 Channel |
Data Rate | 461 kbps |
Operating Temperature (Max) | 85 ℃ |
Operating Temperature (Min) | -40 ℃ |
SC28L194A1BE Size & Package
TYPE | DESCRIPTION |
---|---|
Product Lifecycle Status | Unknown |
Packaging | Bulk |
Size-Length | 12 mm |
Size-Width | 12 mm |
Size-Height | 1.4 mm |
SC28L194A1BE Environmental
SC28L194A1BE Function Overview
Overview
●The Philips 28L194 Quad UART is a single chip CMOS-LSI communications device that provides 4 full-duplex asynchronous channels with significantly deeper 16 byte FIFOs, Automatic in-band flow control using Xon/Xoff characters defined by the user and address recognition in the Wake-up mode. Synchronous bus interface is used for all communication between host and QUART. It is fabricated in Philips state of the art CMOS technology that combines the benefits of low cost, high density and low power consumption.
●The operating speed of each receiver and transmitter can be selected independently from one of 22 fixed baud rates, a 16X clock derived from one of two programmable baud rate counters or one of three external 16X clocks (1 available at 1x clock rate). The baud rate generator and counter can operate directly from a crystal or from seven other external or internal clock inputs. The ability to independently program the operating speed of the receiver and transmitter makes the Quad UART particularly attractive for dual speed full duplex channel applications such as clustered terminal systems. The receivers and transmitters are buffered with FIFOs of 16 characters to minimize the potential for receiver overrun and to reduce interrupt overhead. In addition, a handshaking capability and in-band flow control are provided to disable a remote UART transmitter when the receiver buffer is full or nearly so.
●To minimize interrupt overhead an interrupt arbitration system is included which reports the context of the interrupting UART via direct access or through the modification of the interrupt vector. The context of the interrupt is reported as channel number, type of device interrupting (receiver COS etc.) and, for transmitters or receivers, the fill level of the FIFO.
●The Quad UART provides a power down mode in which the oscillator is stopped but the register contents are maintained. This results in reduced power consumption of several orders of magnitudes. The Quad UART is fully TTL compatible when operating from a single +5V or 3.3V power supply. Operation at 3.3V or 5.0V is maintained with CMOS interface levels.
●MoreLess
●## Features
● Single 3.3V and 5.0V power supply
● Four Philips industry standard full duplex UART channels
● Sixteen byte receiver FIFOs for each UART
● Sixteen byte transmit FIFOs for each UART
● In band flow control using programmable Xon/Xoff characters
● Flow control using CTSN RTSN hardware handshaking
● Automatic address detection in multi-drop mode
● Three byte general purpose character recognition
● Fast data bus, 15 ns data bus release time, 125 ns bus cycle time
● Programmable interrupt priorities
● Automatic identification of highest priority interrupt pending
● Global interrupt and control registers ease setup and interrupt handling
● Vectored interrupts with programmable interrupt vector formats
● Interrupt vector modified with channel number
● Interrupt vector modified with channel number and channel type
● Interrupt vector not modified
● IACKN and DACKN signal pins
● Watch dog timer for each receiver (64 receive clock counts)
● Programmable Data Formats:
● 5 to 8 data bits plus parity
● Odd, even force or no parity
● 1, 1.5 or 2 stop bits
● Flexible baud rate selection for receivers and transmitters:
● 22 fixed rates; 50 - 230.4K baud or 100 to 460.8K baud
● Additional non-standard rates to 500K baud with internal generators
● Two reload-counters provide additional programmable baud rate generation
● External 1x or 16x clock inputs
● Simplified baud rate selection
● 1 MHz 1x and 16x data rates full duplex all channels.
● Parity, framing and overrun error detection
● False start bit detection
● Line break detection and generation
● Programmable channel mode
● Normal(full duplex)
● Diagnostic modes
●automatic echo
●local loop back
●remote loop back
● Four I/O ports per UART for modem controls, clocks, RTSN, I/O, etc.
● All I/O ports equipped with "Change of State Detectors"
● Two global inputs and two global outputs for general purpose I/O
● Power down mode
● On chip crystal oscillator, 2-8 MHz
● TTL input levels. Outputs switch between full V CC and V SS
● High speed CMOS technology
● 80-pin Low Profile Quad Flat Pack LQFP and 68-pin PLCC
●## Target Applications
● Statistical Multiplexers
● Data Concentrators
● Packet-switching networks
● Process Control
● Building or Plant Control
● Laboratory data gathering
● ISDN front ends
● Computer Networks
● Point-of-Sale terminals
● Automotive, cab and engine controls
● Entertainment systems
● MIDDI keyboard control music systems
● Theater lighting control
● Terminal Servers
● Computer-Printer/Plotter links
●## Features
show more
SC28L194A1BE Documents
SC28L194A1 Documents
NXP
IC 4 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP80, 12 X 12 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-315-1, LQFP-80, Serial IO/Communication Controller
Part Datasheet PDF Search
Example: STM32F103
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.