| TYPE | DESCRIPTION |
|---|
| Mounting Style | Surface Mount |
| Frequency | 100 MHz |
| Number of Pins | 144 Pin |
| Supply Voltage (DC) | 3.00V (min) |
| Case/Package | TQFP-144 |
| Number of Positions | 144 Position |
| Number of Gates | 3200 Gate |
| Number of I/O Pins | 117 IO |
| Number of Inputs and Outputs | 117 Input |
| Operating Temperature (Max) | 70 ℃ |
| Operating Temperature (Min) | 0 ℃ |
| Supply Voltage | 3.3 V |
| Supply Voltage (Max) | 3.6 V |
| Supply Voltage (Min) | 3 V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tray |
| Operating Temperature | 0℃ ~ 70℃ |
The XC95144XL-10TQG144C is a high-performance Flash CPLD IC targeted for high-performance, low-voltage applications. It is comprised of eight 54V18 function blocks, providing 3200 usable gates with propagation delays of 5ns. Power dissipation in CPLDs can vary substantially depending on the system frequency, design application and output loading. To help reduce power dissipation, each macro cell in a XC9500XL device may be configured for low-power mode (from the default high-performance mode). In addition, unused product-terms and macro cells are automatically deactivated by the software to further conserve power.
● Fast concurrent programming
● Slew rate control on individual outputs
● Enhanced data security
● Excellent quality and reliability
● 0 to 70°C Operating temperature range
●ESD sensitive device, take proper precaution while handling the device.
Xilinx
12 Pages / 0.2 MByte
Xilinx
18 Pages / 0.28 MByte
Xilinx
63 Pages / 2.02 MByte
Xilinx
3 Pages / 0.19 MByte
Xilinx
CPLD XC9500 Family 3.2K Gates 144 Macro Cells 100MHz 0.35um, CMOS Technology 3.3V 144Pin TQFP
Xilinx
CPLD XC9500 Family 3.2K Gates 144 Macro Cells 100MHz 0.35um, CMOS Technology 3.3V 144Pin TQFP
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
