| TYPE | DESCRIPTION |
|---|
| Number of Pins | 16 Pin |
| Case/Package | SOIC |
| Number of Outputs | 8 Output |
| Number of Positions | 16 Position |
| Operating Temperature (Max) | 125 ℃ |
| Operating Temperature (Min) | -40 ℃ |
| Supply Voltage | 5 V |
| Supply Voltage (Max) | 6 V |
| Supply Voltage (Min) | 2 V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Tube |
The 74HC138D is a high speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HC138D decoder accepts three binary weighted address inputs (A0, A1 and A3) and when enabled, provides 8 mutually exclusive active LOW outputs (Y0 to Y7). This device features three enable inputs: two active LOW (E1 and E2) and one active HIGH (E3). Every output is HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion to a 1-of-32 (5 lines to 32 lines) decoder with just four 74HC138D ICs and one inverter. This device can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Permanently tie unused enable inputs to their appropriate active HIGH- or LOW-state.
Nexperia
20 Pages / 0.31 MByte
Nexperia
19 Pages / 0.2 MByte
Philips
3-to-8 line decoder/demultiplexer; inverting
NXP
NXP 74HC138D Decoder / Demultiplexer, HC Family, 1 Gate, 3Input, 8 Output, 5.2mA, 2V to 6V, SOIC-16
Nexperia
IC DECODER/DEMUX 3-8 LINE 16SOIC
NXP
NXP 74HC138D,653 Decoder / Demultiplexer, HC Family, 8 Output, 2V to 6V, SOIC-16
ON Semiconductor
Decoder/Demultiplexer 1-OF-8, 16Pin SOIC
NXP
Decoder/Demultiplexer 3 to 8 Inv TSSOP16
Nexperia
IC LINE DECODR/DEMUX INV 16TSSOP
NXP
NXP 74HC138PW,118 Decoder / Demultiplexer, HC Family, 8 Output, 2V to 6V, TSSOP-16
Toshiba
Decoder/Demultiplexer Single 3-to-8 16Pin SOIC
Nexperia
IC DECODER/DEMUX 3-8 LINE 16SOIC
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
