| TYPE | DESCRIPTION |
|---|
| Mounting Style | Surface Mount |
| Frequency | 77 MHz |
| Number of Pins | 14 Pin |
| Case/Package | SOIC-14 |
| Output Current | 25 mA |
| Number of Positions | 14 Position |
| Clock Speed | 83 MHz |
| Input Capacitance | 3.5 pF |
| Operating Temperature (Max) | 125 ℃ |
| Operating Temperature (Min) | -40 ℃ |
| Supply Voltage | 2V ~ 6V |
| Supply Voltage (Max) | 6 V |
| Supply Voltage (Min) | 2 V |
| TYPE | DESCRIPTION |
|---|
| Product Lifecycle Status | Active |
| Packaging | Bulk |
| Size-Length | 8.75 mm |
| Size-Width | 4 mm |
| Size-Height | 1.45 mm |
| Operating Temperature | -40℃ ~ 125℃ |
The 74HC73D is a dual negative edge triggered JK Flip-flop with individual J, K, clock (nCP\\) and reset (nR\\) inputs and complementary nQ and nQ\ outputs. The J and K inputs must be stable one set-up time prior to the high-to-low clock transition for predictable operation. (nR\\) is asynchronous, when low it overrides the clock and data inputs, forcing the nQ output low and the nQ\ output high. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
● Low-power dissipation
● Complies with JEDEC standard No. 7A
Nexperia
14 Pages / 0.24 MByte
Nexperia
206 Pages / 0.21 MByte
Nexperia
2 Pages / 0.03 MByte
Nexperia
1 Pages / 0.13 MByte
NXP
Dual JK flip-flop with reset; negative-edge trigger
NXP
NXP 74HC73D,652, Dual, J-K Type Flip Flop, 2 → 6V, 14Pin SOIC
Nexperia
IC JK TYPE NEG TRG DUAL 14SOIC
NXP
Flip Flop JK-Type Neg-Edge 2Element 14Pin PDIP Bulk
Nexperia
IC JK TYPE NEG TRG DUAL 14SOIC
NXP
Flip Flop JK-Type Neg-Edge 2Element 14Pin TSSOP T/R
Nexperia
IC JK TYPE NEG TRG DUAL 14TSSOP
NXP
Flip Flop JK-Type Neg-Edge 2Element 14Pin SSOP Bulk
NXP
Flip Flop JK-Type Neg-Edge 2Element 14Pin SSOP T/R
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.
