8-BIT SHIFT REGISTERS
●The SN74LS166 is an 8-Bit Shift Register. Designed with all inputs buffered, the drive requirements are lowered to one 74LS standard load. By utilizing input clamping diodes, switching transients are minimized and system design simplified.
●The LS166 is a parallel-in or serial-in, serial-out shift register and has a complexity of 77 equivalent gates with gated clock inputs and an overriding clear input. The shift/load input establishes the parallel-in or serial-in mode. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. Synchronous loading occurs on the next clock pulse when this is low and the parallel data inputs are enabled. Serial data flow is inhibited during parallel loading. Clocking is done on the low-to-high level edge of the clock pulse via a two input positive NOR gate, which permits one input to be used as a clock enable or clock inhibit function.
●• Synchronous Load
●• Direct Overriding Clear
●• Parallel to Serial Conversion
ON Semiconductor
8 Pages / 0.12 MByte
TI
Buffer/Line Driver 1CH Non-Inverting 3-ST CMOS 5Pin SC-70 T/R
TI
Buffer/Line Driver 1CH Non-Inverting 3-ST CMOS 5Pin SOT-23 T/R
TI
Shift Register, HC Family, 74HC164, Serial to Parallel, 1Element, 8Bit, DIP, 14Pins
TI
Inverter, Schmitt Trigger, 74LVC1G14, 1Input, 32mA, 1.65V to 5.5V, SOT-23-5
TI
Inverter Schmitt Trigger 6Element CMOS 14Pin TSSOP Inverter Schmitt Trigger 6Element CMOS 14Pin TSSOP
TI
Buffer/Line Driver 8CH Non-Inverting 3-ST CMOS 20Pin TSSOP T/R
TI
Inverter, Schmitt Trigger, 74AHC1G14, 1Input, 8mA, 2V to 5.5V, SOT-23-5
TI
TEXAS INSTRUMENTS SN74LVC4245APWR Transceiver, Non-Inverting, 2.7V to 3.6V, 4.5V to 5.5V, TSSOP-24
TI
OR Gate 1Element 2IN CMOS 5Pin SOT-23 T/R
TI
Flip-Flop, Differential / Complementary, Positive Edge, 74LVC74, D, 4.1ns, 200MHz, 32mA, VSSOP
Part Datasheet PDF Search
72,405,303 Parts Datasheet PDF, Update more than 5,000 PDF files ervery day.